summaryrefslogtreecommitdiff
path: root/hyp2mat/eagle/notchfilter/notchfilter.HYP
blob: f1dca0d67e70485e9c7b36e17154a49b9802f82b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
**********************************************************************
* Exports the board to HyperLynx Signal-Integrity Transfer Format (.HYP)
* Version 2.00 9/11/97 -- 4.15 12/03/2012
*
* EAGLE Version 6.3.0 Copyright (c) 1988-2012 CadSoft
*
* HyperLynx Board exported from:
* /eagle/notchfilter/notchfilter.brd
* At 11/15/12 8:07 AM
*
* Schematic is loaded.
*

{VERSION=2.10}  Compatible with Hyperlynx version 2.10.
{UNITS=ENGLISH LENGTH}

**********************************************************************
* Board Dimensions
*
{BOARD
(PERIMETER_SEGMENT X1=0.0000 Y1=0.0000 X2=2.0000 Y2=0.0000) Wires: From Board
(PERIMETER_SEGMENT X1=2.0000 Y1=0.0000 X2=2.0000 Y2=1.5000) Wires: From Board
(PERIMETER_SEGMENT X1=2.0000 Y1=1.5000 X2=0.0000 Y2=1.5000) Wires: From Board
(PERIMETER_SEGMENT X1=0.0000 Y1=1.5000 X2=0.0000 Y2=0.0000) Wires: From Board
}

**********************************************************************
* Thickness of Copper and Dielectric Layer Data
*
{STACKUP
(SIGNAL T=0.00070 P=0.00070 L=Top)
(DIELECTRIC T=0.05970 C=4.80000 L=DL01)
(SIGNAL T=0.00070 P=0.00070 L=Bottom)
}
* Total Board Thickness 0.0625 inch

**********************************************************************
* Components
*
{DEVICES
(? REF="TP1" NAME="TPTP10SQ" L="Top")  R000 X=0.1500 Y=0.7000 :  Lib: testpad : TP10SQ : Pins 1
(? REF="TP2" NAME="TPTP10SQ" L="Bottom")  R000 X=0.1500 Y=0.7000 :  Lib: testpad : TP10SQ : Pins 1
(? REF="TP3" NAME="TPTP10SQ" L="Top")  R000 X=1.8500 Y=0.7000 :  Lib: testpad : TP10SQ : Pins 1
(? REF="TP4" NAME="TPTP10SQ" L="Bottom")  R000 X=1.8500 Y=0.7000 :  Lib: testpad : TP10SQ : Pins 1
}

**********************************************************************
* Pads, Smds, and Via Library
*
{PADSTACK=SMD001
(Top,1,0.039,0.039,0.0) ISASMD Shape was Smd and is now Smd
}

{PADSTACK=SMD002
(Bottom,1,0.039,0.039,180.0) ISASMD Shape was Smd and is now Smd
}

**********************************************************************
* Nets
*
{NET=GND
(PIN X=0.1500 Y=0.7000 R=TP2.TP P=SMD002) GND, Smd Dx: 0.0394  Dy: 0.0394
(PIN X=1.8500 Y=0.7000 R=TP4.TP P=SMD002) GND, Smd Dx: 0.0394  Dy: 0.0394
* (PLG Isolate=0.0000 Spacing=0.0500 Width=0.0000 Orphans=Off Pour=SOLID Thermals=Off Layer=Bottom) Polygon GND Data
  {POLYGON L="Bottom" T=POUR W=0.0000 ID=1 X=1.9500 Y=1.4500
    (LINE X=1.9500 Y=0.0500 ) Polygon GND
    (LINE X=0.0500 Y=0.0500 ) Polygon GND
    (LINE X=0.0500 Y=1.4500 ) Polygon GND
    (LINE X=1.9500 Y=1.4500 ) Polygon GND
  }
}

{NET=VX
(PIN X=0.1500 Y=0.7000 R=TP1.TP P=SMD001) VX, Smd Dx: 0.0394  Dy: 0.0394
(PIN X=1.8500 Y=0.7000 R=TP3.TP P=SMD001) VX, Smd Dx: 0.0394  Dy: 0.0394
* (PLG Isolate=0.0000 Spacing=0.0500 Width=0.0000 Orphans=Off Pour=SOLID Thermals=Off Layer=Top) Polygon VX Data
  {POLYGON L="Top" T=POUR W=0.0000 ID=2 X=0.9000 Y=0.7500
    (LINE X=0.9000 Y=1.2500 ) Polygon VX
    (LINE X=1.0000 Y=1.2500 ) Polygon VX
    (LINE X=1.0000 Y=0.7500 ) Polygon VX
    (LINE X=1.9000 Y=0.7500 ) Polygon VX
    (LINE X=1.9000 Y=0.6500 ) Polygon VX
    (LINE X=0.1000 Y=0.6500 ) Polygon VX
    (LINE X=0.1000 Y=0.7500 ) Polygon VX
    (LINE X=0.9000 Y=0.7500 ) Polygon VX
  }
}

**********************************************************************
* End of data
*
{END}

{KEY=028-015E-4E5D}