summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2013-10-31 12:27:07 +0100
committerClifford Wolf <clifford@clifford.at>2013-10-31 12:27:07 +0100
commit0efe16f118e20e30b5fce152cf668a0929a08439 (patch)
treee4f9b00bac53f4a68183b1ffd9193e11a5562cdf
parent961eaa0077d4fe804ee63147752b9f2697d8b683 (diff)
Added placeholder check to dfflibmap and cleaned up some other placeholder checks
-rw-r--r--backends/blif/blif.cc2
-rw-r--r--passes/cmds/show.cc4
-rw-r--r--passes/techmap/dfflibmap.cc2
3 files changed, 4 insertions, 4 deletions
diff --git a/backends/blif/blif.cc b/backends/blif/blif.cc
index 747ba17d..e8909b91 100644
--- a/backends/blif/blif.cc
+++ b/backends/blif/blif.cc
@@ -298,7 +298,7 @@ struct BlifBackend : public Backend {
for (auto module_it : design->modules)
{
RTLIL::Module *module = module_it.second;
- if ((module->get_bool_attribute("\\placeholder")) > 0)
+ if (module->get_bool_attribute("\\placeholder"))
continue;
if (module->processes.size() != 0)
diff --git a/passes/cmds/show.cc b/passes/cmds/show.cc
index 0721d4fd..583b8da9 100644
--- a/passes/cmds/show.cc
+++ b/passes/cmds/show.cc
@@ -477,7 +477,7 @@ struct ShowWorker
if (!design->selected_module(module->name))
continue;
if (design->selected_whole_module(module->name)) {
- if (module->get_bool_attribute("\\placeholder") > 0) {
+ if (module->get_bool_attribute("\\placeholder")) {
log("Skipping placeholder module %s.\n", id2cstr(module->name));
continue;
} else
@@ -617,7 +617,7 @@ struct ShowPass : public Pass {
if (format != "ps") {
int modcount = 0;
for (auto &mod_it : design->modules) {
- if (mod_it.second->get_bool_attribute("\\placeholder") > 0)
+ if (mod_it.second->get_bool_attribute("\\placeholder"))
continue;
if (mod_it.second->cells.empty() && mod_it.second->connections.empty())
continue;
diff --git a/passes/techmap/dfflibmap.cc b/passes/techmap/dfflibmap.cc
index 111f2f91..bebf7ce6 100644
--- a/passes/techmap/dfflibmap.cc
+++ b/passes/techmap/dfflibmap.cc
@@ -498,7 +498,7 @@ struct DfflibmapPass : public Pass {
logmap_all();
for (auto &it : design->modules)
- if (design->selected(it.second))
+ if (design->selected(it.second) && !it.second->get_bool_attribute("\\placeholder"))
dfflibmap(design, it.second);
cell_mappings.clear();