summaryrefslogtreecommitdiff
path: root/CodingReadme
diff options
context:
space:
mode:
authorLarry Doolittle <ldoolitt@recycle.lbl.gov>2015-08-14 13:23:01 -0700
committerClifford Wolf <clifford@clifford.at>2015-08-14 23:27:05 +0200
commit6c00704a5ef09be46b1f05e2be477e493f37dd38 (patch)
treea64fb142c62fd5cd49a9928b5125ea4e133f4471 /CodingReadme
parent022f570563d8b067e9638bc91bbd168f4c5cb817 (diff)
Another block of spelling fixes
Smaller this time
Diffstat (limited to 'CodingReadme')
-rw-r--r--CodingReadme8
1 files changed, 4 insertions, 4 deletions
diff --git a/CodingReadme b/CodingReadme
index 54ea368e..f93d2205 100644
--- a/CodingReadme
+++ b/CodingReadme
@@ -228,11 +228,11 @@ Formatting of code
on its own line for larger blocks, especially blocks that contains
blank lines.
-- Otherwise stick to the Linux Kernel Coding Stlye:
+- Otherwise stick to the Linux Kernel Coding Style:
https://www.kernel.org/doc/Documentation/CodingStyle
-C++ Langugage
+C++ Language
-------------
Yosys is written in C++11. At the moment only constructs supported by
@@ -262,7 +262,7 @@ Creating the Visual Studio Template Project
[ ] Add to source control
[X] Console applications
- [X] Empty Projcect
+ [X] Empty Project
[ ] SDL checks
2. Open YosysVS Project Properties
@@ -303,7 +303,7 @@ Things to do after finalizing the cell interface:
- Add support to kernel/satgen.h for the new cell type
- Add to manual/CHAPTER_CellLib.tex (or just add a fixme to the bottom)
- - Maybe add support to the verilog backend for dumping such cells as expression
+ - Maybe add support to the Verilog backend for dumping such cells as expression