|author||Clifford Wolf <firstname.lastname@example.org>||2013-11-22 15:01:12 +0100|
|committer||Clifford Wolf <email@example.com>||2013-11-22 15:01:12 +0100|
Renamed "placeholder" to "blackbox"
Diffstat (limited to 'README')
1 files changed, 2 insertions, 2 deletions
@@ -248,11 +248,11 @@ Verilog Attributes and non-standard features
temporary variable within an always block. This is mostly used internally
by yosys to synthesize verilog functions and access arrays.
-- The "placeholder" attribute on modules is used to mark empty stub modules
+- The "blackbox" attribute on modules is used to mark empty stub modules
that have the same ports as the real thing but do not contain information
on the internal configuration. This modules are only used by the synthesis
passes to identify input and output ports of cells. The verilog backend
- also does not output placeholder modules on default.
+ also does not output blackbox modules on default.
- The "keep" attribute on cells and wires is used to mark objects that should
never be removed by the optimizer. This is used for example for cells that