diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-07-23 08:40:31 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-07-23 09:49:43 +0200 |
| commit | a8d3a68971ccc4e47c54a906aae374a9a54b1415 (patch) | |
| tree | ed08831d07df4e799d881349c36acf76bf277791 /backends/blif/blif.cc | |
| parent | 260c19ec5a3adb292158658dd69a352b9325ab64 (diff) | |
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
Diffstat (limited to 'backends/blif/blif.cc')
| -rw-r--r-- | backends/blif/blif.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/backends/blif/blif.cc b/backends/blif/blif.cc index 90d1b3fc..edb6809e 100644 --- a/backends/blif/blif.cc +++ b/backends/blif/blif.cc @@ -118,7 +118,7 @@ struct BlifDumper for (auto &it : inputs) { RTLIL::Wire *wire = it.second; for (int i = 0; i < wire->width; i++) - fprintf(f, " %s", cstr(RTLIL::SigSpec(wire, 1, i))); + fprintf(f, " %s", cstr(RTLIL::SigSpec::grml(wire, i))); } fprintf(f, "\n"); @@ -126,7 +126,7 @@ struct BlifDumper for (auto &it : outputs) { RTLIL::Wire *wire = it.second; for (int i = 0; i < wire->width; i++) - fprintf(f, " %s", cstr(RTLIL::SigSpec(wire, 1, i))); + fprintf(f, " %s", cstr(RTLIL::SigSpec::grml(wire, i))); } fprintf(f, "\n"); |