summaryrefslogtreecommitdiff
path: root/backends
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2013-09-17 13:07:12 +0200
committerClifford Wolf <clifford@clifford.at>2013-09-17 13:07:12 +0200
commit5dce6379aa7e3a89b58efb60db21f34343ee089d (patch)
treea5f742ba5dcb9a96e31a1d543db317182e606f80 /backends
parentdc767d4e4cc514e922b2f829b16748a2ee646c85 (diff)
Improvements in EDIF backend
Diffstat (limited to 'backends')
-rw-r--r--backends/blif/blif.cc2
-rw-r--r--backends/edif/edif.cc41
2 files changed, 41 insertions, 2 deletions
diff --git a/backends/blif/blif.cc b/backends/blif/blif.cc
index dfc3c868..0fd03389 100644
--- a/backends/blif/blif.cc
+++ b/backends/blif/blif.cc
@@ -215,7 +215,7 @@ struct BlifBackend : public Backend {
log("\n");
log(" -subckt\n");
log(" do not translate Yosys's internal gates to generic BLIF logic\n");
- log(" functions. Instead create .subckt lines for for all cells.\n");
+ log(" functions. Instead create .subckt lines for all cells.\n");
log("\n");
log(" -conn\n");
log(" do not generate buffers for connected wires. instead use the\n");
diff --git a/backends/edif/edif.cc b/backends/edif/edif.cc
index 944e576a..4e38029a 100644
--- a/backends/edif/edif.cc
+++ b/backends/edif/edif.cc
@@ -43,6 +43,8 @@ namespace
return name_map.at(id);
if (generated_names.count(id) > 0)
goto do_rename;
+ if (id == "GND" || id == "VCC")
+ goto do_rename;
for (size_t i = 0; i < id.size(); i++) {
if ('A' <= id[i] && id[i] <= 'Z')
@@ -87,6 +89,11 @@ struct EdifBackend : public Backend {
log(" -top top_module\n");
log(" set the specified module as design top module\n");
log("\n");
+ log("Unfortunately there are different \"flavors\" of the EDIF file format. This\n");
+ log("command generates EDIF files for the Xilinx place&route tools. It might be\n");
+ log("necessary to make small modifications to this command when a different tool\n");
+ log("is targeted.\n");
+ log("\n");
}
virtual void execute(FILE *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design)
{
@@ -148,6 +155,23 @@ struct EdifBackend : public Backend {
fprintf(f, " (external LIB\n");
fprintf(f, " (edifLevel 0)\n");
fprintf(f, " (technology (numberDefinition))\n");
+
+ fprintf(f, " (cell GND\n");
+ fprintf(f, " (cellType GENERIC)\n");
+ fprintf(f, " (view VIEW_NETLIST\n");
+ fprintf(f, " (viewType NETLIST)\n");
+ fprintf(f, " (interface (port G (direction OUTPUT)))\n");
+ fprintf(f, " )\n");
+ fprintf(f, " )\n");
+
+ fprintf(f, " (cell VCC\n");
+ fprintf(f, " (cellType GENERIC)\n");
+ fprintf(f, " (view VIEW_NETLIST\n");
+ fprintf(f, " (viewType NETLIST)\n");
+ fprintf(f, " (interface (port P (direction OUTPUT)))\n");
+ fprintf(f, " )\n");
+ fprintf(f, " )\n");
+
for (auto &cell_it : lib_cell_ports) {
fprintf(f, " (cell %s\n", EDIF_NAME(cell_it.first));
fprintf(f, " (cellType GENERIC)\n");
@@ -210,6 +234,8 @@ struct EdifBackend : public Backend {
}
fprintf(f, " )\n");
fprintf(f, " (contents\n");
+ fprintf(f, " (instance GND (viewRef VIEW_NETLIST (cellRef GND (libraryRef LIB))))\n");
+ fprintf(f, " (instance VCC (viewRef VIEW_NETLIST (cellRef VCC (libraryRef LIB))))\n");
for (auto &cell_it : module->cells) {
RTLIL::Cell *cell = cell_it.second;
fprintf(f, " (instance %s\n", EDIF_NAME(cell->name));
@@ -245,13 +271,26 @@ struct EdifBackend : public Backend {
}
}
for (auto &it : net_join_db) {
- std::string netname = log_signal(it.first);
+ RTLIL::SigSpec sig = it.first;
+ sig.optimize();
+ log_assert(sig.width == 1);
+ if (sig.chunks.at(0).wire == NULL) {
+ if (sig.chunks.at(0).data.bits.at(0) != RTLIL::State::S0 && sig.chunks.at(0).data.bits.at(0) != RTLIL::State::S1)
+ continue;
+ }
+ std::string netname = log_signal(sig);
for (size_t i = 0; i < netname.size(); i++)
if (netname[i] == ' ' || netname[i] == '\\')
netname.erase(netname.begin() + i--);
fprintf(f, " (net %s (joined\n", edif_names(netname).c_str());
for (auto &ref : it.second)
fprintf(f, " %s\n", ref.c_str());
+ if (sig.chunks.at(0).wire == NULL) {
+ if (sig.chunks.at(0).data.bits.at(0) == RTLIL::State::S0)
+ fprintf(f, " (portRef G (instanceRef GND))\n");
+ if (sig.chunks.at(0).data.bits.at(0) == RTLIL::State::S1)
+ fprintf(f, " (portRef P (instanceRef VCC))\n");
+ }
fprintf(f, " ))\n");
}
fprintf(f, " )\n");