path: root/kernel/
diff options
authorClifford Wolf <>2013-03-21 09:52:21 +0100
committerClifford Wolf <>2013-03-21 09:52:21 +0100
commit8f610dca580b3f33064382fccd4f66152e6ea50f (patch)
treec5890e0b3f9d7abc7a3bf0ee6f947f25b42c7856 /kernel/
parent87c771756661fda7dbcdd0bd1bf41af0c818e0d7 (diff)
Added -S option for simple synthesis to gate logic
Diffstat (limited to 'kernel/')
1 files changed, 17 insertions, 2 deletions
diff --git a/kernel/ b/kernel/
index 61f160a6..1dddefdc 100644
--- a/kernel/
+++ b/kernel/
@@ -236,10 +236,19 @@ int main(int argc, char **argv)
bool got_output_filename = false;
int opt;
- while ((opt = getopt(argc, argv, "m:f:b:o:p:l:qts:")) != -1)
+ while ((opt = getopt(argc, argv, "Sm:f:b:o:p:l:qts:")) != -1)
switch (opt)
+ case 'S':
+ backend_command = "verilog -noattr";
+ passes_commands.push_back("hierarchy");
+ passes_commands.push_back("proc");
+ passes_commands.push_back("opt");
+ passes_commands.push_back("memory");
+ passes_commands.push_back("techmap");
+ passes_commands.push_back("opt");
+ break;
case 'm':
loaded_modules.push_back(dlopen(optarg, RTLD_LAZY|RTLD_GLOBAL));
if (loaded_modules.back() == NULL) {
@@ -278,7 +287,7 @@ int main(int argc, char **argv)
fprintf(stderr, "\n");
- fprintf(stderr, "Usage: %s [-q] [-t] [-l logfile] [-o <outfile>] [-f <frontend>] [-s <scriptfile>]\n", argv[0]);
+ fprintf(stderr, "Usage: %s [-S] [-q] [-t] [-l logfile] [-o <outfile>] [-f <frontend>] [-s <scriptfile>]\n", argv[0]);
fprintf(stderr, " %*s[-p <pass> [-p ..]] [-b <backend>] [-m <module_file>] [<infile> [..]]\n", int(strlen(argv[0])+1), "");
fprintf(stderr, "\n");
fprintf(stderr, " -q\n");
@@ -308,6 +317,12 @@ int main(int argc, char **argv)
fprintf(stderr, " -m module_file\n");
fprintf(stderr, " load the specified module (aka plugin)\n");
fprintf(stderr, "\n");
+ fprintf(stderr, "The option -S is an alias for the following options that perform a simple\n");
+ fprintf(stderr, "transformation of the input to a gate-level netlist. This can be helpful when\n");
+ fprintf(stderr, "e.g. using yosys as a pre-processor for a tool that can't understand full verilog.\n");
+ fprintf(stderr, "\n");
+ fprintf(stderr, " -b 'verilog -noattr' -p hierarchy -p proc -p opt -p memory -p techmap -p opt\n");
+ fprintf(stderr, "\n");
fprintf(stderr, "For more complex synthesis jobs it is recommended to use the read_* and write_*\n");
fprintf(stderr, "commands in a script file instead of specifying input and output files on the\n");
fprintf(stderr, "command line.\n");