diff options
author | Clifford Wolf <clifford@clifford.at> | 2013-11-19 01:03:57 +0100 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2013-11-19 01:03:57 +0100 |
commit | 63285b300ca8a3057345f6b28ee20ff709ede24d (patch) | |
tree | caf7cf8a8a9558eb75399e53532c13b31f85888a /passes/abc/blifparse.cc | |
parent | c5e26f839c93af7bab93bffdab518f2a877291d9 (diff) |
Renamed temp module generated by "abc" pass from "logic" to "netlist"
Diffstat (limited to 'passes/abc/blifparse.cc')
-rw-r--r-- | passes/abc/blifparse.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/abc/blifparse.cc b/passes/abc/blifparse.cc index 31523ec1..17acc843 100644 --- a/passes/abc/blifparse.cc +++ b/passes/abc/blifparse.cc @@ -53,7 +53,7 @@ RTLIL::Design *abc_parse_blif(FILE *f) RTLIL::State lut_default_state = RTLIL::State::Sx; int port_count = 0; - module->name = "\\logic"; + module->name = "\\netlist"; design->modules[module->name] = module; char buffer[4096]; |