summaryrefslogtreecommitdiff
path: root/passes/fsm/fsm_expand.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-07-26 16:11:28 +0200
committerClifford Wolf <clifford@clifford.at>2014-07-26 16:11:28 +0200
commit97a59851a6c411ccb06162d4b31725bf89262378 (patch)
tree74cba570ab858657b6fa524cdc9fa45b0493c4be /passes/fsm/fsm_expand.cc
parenta84cb0493566f8f5eb610c6d7b67dda85b0f227b (diff)
Added RTLIL::Cell::has(portname)
Diffstat (limited to 'passes/fsm/fsm_expand.cc')
-rw-r--r--passes/fsm/fsm_expand.cc16
1 files changed, 8 insertions, 8 deletions
diff --git a/passes/fsm/fsm_expand.cc b/passes/fsm/fsm_expand.cc
index ed80d7c3..186ea2fd 100644
--- a/passes/fsm/fsm_expand.cc
+++ b/passes/fsm/fsm_expand.cc
@@ -47,13 +47,13 @@ struct FsmExpand
return true;
RTLIL::SigSpec new_signals;
- if (cell->connections().count("\\A") > 0)
+ if (cell->has("\\A"))
new_signals.append(assign_map(cell->get("\\A")));
- if (cell->connections().count("\\B") > 0)
+ if (cell->has("\\B"))
new_signals.append(assign_map(cell->get("\\B")));
- if (cell->connections().count("\\S") > 0)
+ if (cell->has("\\S"))
new_signals.append(assign_map(cell->get("\\S")));
- if (cell->connections().count("\\Y") > 0)
+ if (cell->has("\\Y"))
new_signals.append(assign_map(cell->get("\\Y")));
new_signals.sort_and_unify();
@@ -65,7 +65,7 @@ struct FsmExpand
if (new_signals.size() > 3)
return false;
- if (cell->connections().count("\\Y") > 0) {
+ if (cell->has("\\Y")) {
new_signals.append(assign_map(cell->get("\\Y")));
new_signals.sort_and_unify();
new_signals.remove_const();
@@ -148,11 +148,11 @@ struct FsmExpand
for (int i = 0; i < (1 << input_sig.size()); i++) {
RTLIL::Const in_val(i, input_sig.size());
RTLIL::SigSpec A, B, S;
- if (cell->connections().count("\\A") > 0)
+ if (cell->has("\\A"))
A = assign_map(cell->get("\\A"));
- if (cell->connections().count("\\B") > 0)
+ if (cell->has("\\B"))
B = assign_map(cell->get("\\B"));
- if (cell->connections().count("\\S") > 0)
+ if (cell->has("\\S"))
S = assign_map(cell->get("\\S"));
A.replace(input_sig, RTLIL::SigSpec(in_val));
B.replace(input_sig, RTLIL::SigSpec(in_val));