summaryrefslogtreecommitdiff
path: root/passes
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2013-08-20 09:46:05 +0200
committerClifford Wolf <clifford@clifford.at>2013-08-20 09:46:05 +0200
commit1af1cebb64b5d8d3f0a66d01d05762a15b3bc0db (patch)
treed435ea29a37c2a4bc6a7e16bc54fa139e95505d3 /passes
parent0003743432dc804f65e61253ee71883175693d86 (diff)
Minor fixes in abc build instructions and abc pass
Diffstat (limited to 'passes')
-rw-r--r--passes/abc/abc.cc8
1 files changed, 4 insertions, 4 deletions
diff --git a/passes/abc/abc.cc b/passes/abc/abc.cc
index c1f9eb2d..41104ee9 100644
--- a/passes/abc/abc.cc
+++ b/passes/abc/abc.cc
@@ -457,21 +457,21 @@ static void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std
int buffer_pos = 0;
if (!liberty_file.empty())
buffer_pos += snprintf(buffer+buffer_pos, 1024-buffer_pos,
- "%s -c 'read_verilog %s/input.v; read_liberty %s; map; ",
+ "%s -s -c 'read_verilog %s/input.v; read_liberty %s; map; ",
exe_file.c_str(), tempdir_name, liberty_file.c_str());
else
if (!script_file.empty())
buffer_pos += snprintf(buffer+buffer_pos, 1024-buffer_pos,
- "%s -c 'read_verilog %s/input.v; source %s; ",
+ "%s -s -c 'read_verilog %s/input.v; source %s; ",
exe_file.c_str(), tempdir_name, script_file.c_str());
else
if (lut_mode)
buffer_pos += snprintf(buffer+buffer_pos, 1024-buffer_pos,
- "%s -c 'read_verilog %s/input.v; read_lut %s/lutdefs.txt; if; ",
+ "%s -s -c 'read_verilog %s/input.v; read_lut %s/lutdefs.txt; if; ",
exe_file.c_str(), tempdir_name, tempdir_name);
else
buffer_pos += snprintf(buffer+buffer_pos, 1024-buffer_pos,
- "%s -c 'read_verilog %s/input.v; read_library %s/stdcells.genlib; map; ",
+ "%s -s -c 'read_verilog %s/input.v; read_library %s/stdcells.genlib; map; ",
exe_file.c_str(), tempdir_name, tempdir_name);
if (lut_mode)
buffer_pos += snprintf(buffer+buffer_pos, 1024-buffer_pos, "write_blif %s/output.blif' 2>&1", tempdir_name);