Removed $bu0 cell type

1 files changed, 0 insertions, 24 deletions

diff --git a/techlibs/common/simlib.v b/techlibs/common/simlib.v
index 61215f59..17700a61 100644
--- a/techlibs/common/simlib.v
+++ b/techlibs/common/simlib.v
@@ -55,30 +55,6 @@ endmodule
 
 // --------------------------------------------------------
 
-module \$bu0 (A, Y);
-
-parameter A_SIGNED = 0;
-parameter A_WIDTH = 0;
-parameter Y_WIDTH = 0;
-
-input [A_WIDTH-1:0] A;
-output [Y_WIDTH-1:0] Y;
-
-generate
-	if (!A_SIGNED && 0 < A_WIDTH && A_WIDTH < Y_WIDTH) begin:BLOCK1
-		assign Y[A_WIDTH-1:0] = A;
-		assign Y[Y_WIDTH-1:A_WIDTH] = 0;
-	end else if (A_SIGNED) begin:BLOCK2
-		assign Y = $signed(A);
-	end else begin:BLOCK3
-		assign Y = A;
-	end
-endgenerate
-
-endmodule
-
-// --------------------------------------------------------
-
 module \$pos (A, Y);
 
 parameter A_SIGNED = 0;