summaryrefslogtreecommitdiff
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2015-01-17 15:39:54 +0100
committerClifford Wolf <clifford@clifford.at>2015-01-17 15:39:54 +0100
commit703123114530e6010b854b5e3a5a1c0a153fa4b6 (patch)
treecfbd59ab90b17659a080fe17bea82e416699ebc9 /techlibs/xilinx/cells_sim.v
parenta95c229e12496194b513e3623ab44f9530f272ba (diff)
Added MUXCY and XORCY support to synth_xilinx
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
-rw-r--r--techlibs/xilinx/cells_sim.v4
1 files changed, 4 insertions, 0 deletions
diff --git a/techlibs/xilinx/cells_sim.v b/techlibs/xilinx/cells_sim.v
index cb290db8..138a6470 100644
--- a/techlibs/xilinx/cells_sim.v
+++ b/techlibs/xilinx/cells_sim.v
@@ -1,4 +1,8 @@
+// See Xilinx UG953 and UG474 for a description of the cell types below.
+// http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf
+// http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/ug953-vivado-7series-libraries.pdf
+
module VCC(output P);
assign P = 1;
endmodule