diff options
| author | Clifford Wolf <clifford@clifford.at> | 2015-10-13 14:21:20 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2015-10-13 14:21:20 +0200 |
| commit | f13e3873212fb4338ee3dd180cb9b0cd3d134935 (patch) | |
| tree | f2cfe06b4332859abb143fe4ed69f054de491522 /techlibs/xilinx/example_basys3/README | |
| parent | 34f34be17c891ffb99ca76700634aeff9da76bde (diff) | |
SystemVerilog also has assume(), added implicit -D FORMAL
Diffstat (limited to 'techlibs/xilinx/example_basys3/README')
0 files changed, 0 insertions, 0 deletions