summaryrefslogtreecommitdiff
path: root/tests/simple
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-03-17 01:56:00 +0100
committerClifford Wolf <clifford@clifford.at>2014-03-17 01:56:00 +0100
commita67cd2d4a284cb945af6d477cc215cef7bdd22a8 (patch)
tree2be5f13ffe5ecdec4fc365bba955ccd83258254c /tests/simple
parentacda74c12cd39ae1a17d15f472728b49ad584e91 (diff)
Progress in Verific bindings
Diffstat (limited to 'tests/simple')
-rw-r--r--tests/simple/forgen01.v3
-rw-r--r--tests/simple/mem_arst.v2
2 files changed, 4 insertions, 1 deletions
diff --git a/tests/simple/forgen01.v b/tests/simple/forgen01.v
index 70ee7e66..8b7aa279 100644
--- a/tests/simple/forgen01.v
+++ b/tests/simple/forgen01.v
@@ -1,3 +1,6 @@
+
+// VERIFIC-SKIP
+
module uut_forgen01(a, y);
input [4:0] a;
diff --git a/tests/simple/mem_arst.v b/tests/simple/mem_arst.v
index 4022f57c..9bd38fcb 100644
--- a/tests/simple/mem_arst.v
+++ b/tests/simple/mem_arst.v
@@ -10,7 +10,7 @@ module MyMem #(
output [DataWidth-1:0] Data_o,
input WR_i);
- reg Data_o;
+ reg [DataWidth-1:0] Data_o;
localparam Size = 2**AddrWidth;