summaryrefslogtreecommitdiff log msg author committer range
diff options
 context: 12345678910152025303540 space: includeignore mode: unifiedssdiffstat only
Diffstat (limited to 'manual/CHAPTER_CellLib.tex')
-rw-r--r--manual/CHAPTER_CellLib.tex4
1 files changed, 2 insertions, 2 deletions
 diff --git a/manual/CHAPTER_CellLib.tex b/manual/CHAPTER_CellLib.texindex b4f98812..09be0870 100644--- a/manual/CHAPTER_CellLib.tex+++ b/manual/CHAPTER_CellLib.tex@@ -22,7 +22,7 @@ Note that all RTL cells have parameters indicating the size of inputs and output passes modify RTL cells they must always keep the values of these parameters in sync with the size of the signals connected to the inputs and outputs. -Simulation models for the RTL cells can be found in the file {\tt techlibs/simlib.v} in the Yosys+Simulation models for the RTL cells can be found in the file {\tt techlibs/common/simlib.v} in the Yosys source tree. \subsection{Unary Operators}@@ -347,7 +347,7 @@ Add a brief description of the {\tt \\$fsm} cell type. For gate level logic networks, fixed function single bit cells are used that do not provide any parameters. -Simulation models for these cells can be found in the file {\tt techlibs/stdcells\_sim.v} in the Yosys+Simulation models for these cells can be found in the file {\tt techlibs/common/stdcells\_sim.v} in the Yosys source tree. \begin{table}[t]