diff options
Diffstat (limited to 'tests')
| -rw-r--r-- | tests/asicworld/README | 2 | ||||
| -rw-r--r-- | tests/hana/README | 2 | ||||
| -rwxr-xr-x | tests/realmath/run-test.sh | 2 | ||||
| -rw-r--r-- | tests/simple/dff_different_styles.v | 2 | ||||
| -rw-r--r-- | tests/simple/hierarchy.v | 4 | ||||
| -rw-r--r-- | tests/simple/rotate.v | 2 | ||||
| -rw-r--r-- | tests/simple/vloghammer.v | 4 | ||||
| -rwxr-xr-x | tests/tools/autotest.sh | 2 |
8 files changed, 10 insertions, 10 deletions
diff --git a/tests/asicworld/README b/tests/asicworld/README index 0e96edb7..4657e7a2 100644 --- a/tests/asicworld/README +++ b/tests/asicworld/README @@ -1 +1 @@ -Borrowed verilog examples from http://www.asic-world.com/. +Borrowed Verilog examples from http://www.asic-world.com/. diff --git a/tests/hana/README b/tests/hana/README index b2a08fd4..2081fb10 100644 --- a/tests/hana/README +++ b/tests/hana/README @@ -1,4 +1,4 @@ -This test cases are copied from the hana project: +These test cases are copied from the hana project: https://sourceforge.net/projects/sim-sim/ diff --git a/tests/realmath/run-test.sh b/tests/realmath/run-test.sh index 0997ccb5..8419688c 100755 --- a/tests/realmath/run-test.sh +++ b/tests/realmath/run-test.sh @@ -15,7 +15,7 @@ for ((i = 0; i < 100; i++)); do iverilog -o uut_${idx}_tb uut_${idx}_tb.v uut_${idx}.v uut_${idx}_syn.v ./uut_${idx}_tb | tee uut_${idx}.err if test -s uut_${idx}.err; then - echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of icarus verilog." + echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog." exit 1 fi rm -f uut_${idx}.err diff --git a/tests/simple/dff_different_styles.v b/tests/simple/dff_different_styles.v index 2f2737c4..7765d6e2 100644 --- a/tests/simple/dff_different_styles.v +++ b/tests/simple/dff_different_styles.v @@ -65,7 +65,7 @@ always @(posedge clk, posedge arst1, posedge arst2, negedge arst3) begin end endmodule -// SR-Flip-Flops are on the edge of well defined vewrilog constructs in terms of +// SR-Flip-Flops are on the edge of well defined Verilog constructs in terms of // simulation-implementation mismatches. The following testcases try to cover the // part that is defined and avoid the undefined cases. diff --git a/tests/simple/hierarchy.v b/tests/simple/hierarchy.v index 17888009..123afaea 100644 --- a/tests/simple/hierarchy.v +++ b/tests/simple/hierarchy.v @@ -5,10 +5,10 @@ input [3:0] a; input signed [3:0] b; output [7:0] y1, y2, y3, y4; -// this version triggers a bug in icarus verilog +// this version triggers a bug in Icarus Verilog // submod #(-3'sd1, 3'b111 + 3'b001) foo (a, b, y1, y2, y3, y4); -// this version is handled correctly by icarus verilog +// this version is handled correctly by Icarus Verilog submod #(-3'sd1, -3'sd1) foo (a, b, y1, y2, y3, y4); endmodule diff --git a/tests/simple/rotate.v b/tests/simple/rotate.v index eb832e6f..a2fe0005 100644 --- a/tests/simple/rotate.v +++ b/tests/simple/rotate.v @@ -1,5 +1,5 @@ -// test case taken from amber23 verilog code +// test case taken from amber23 Verilog code module a23_barrel_shift_fpga_rotate(i_in, direction, shift_amount, rot_prod); input [31:0] i_in; diff --git a/tests/simple/vloghammer.v b/tests/simple/vloghammer.v index d1f55fdb..3bb3cf99 100644 --- a/tests/simple/vloghammer.v +++ b/tests/simple/vloghammer.v @@ -27,14 +27,14 @@ module test04(a, y); assign y = ~(a - 1'b0); endmodule -// .. this test triggers a bug in xilinx isim. +// .. this test triggers a bug in Xilinx ISIM. // module test05(a, y); // input a; // output y; // assign y = 12345 >> {a, 32'd0}; // endmodule -// .. this test triggers a bug in icarus verilog. +// .. this test triggers a bug in Icarus Verilog. // module test06(a, b, c, y); // input signed [3:0] a; // input signed [1:0] b; diff --git a/tests/tools/autotest.sh b/tests/tools/autotest.sh index 6fdc2792..76668bed 100755 --- a/tests/tools/autotest.sh +++ b/tests/tools/autotest.sh @@ -168,7 +168,7 @@ do else echo "${status_prefix}-> ERROR!" if $warn_iverilog_git; then - echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of icarus verilog." + echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog." fi $keeprunning || exit 1 fi |