yosys - Debian dgit repo for package yosys

	Commit message (Expand)	Author	Age
*	Added "maccmap" command	Clifford Wolf	2014-09-07
*	Added "test_cell -nosat"	Clifford Wolf	2014-09-07
*	Various bug fixes (related to $macc model testing)	Clifford Wolf	2014-09-06
*	Added $macc eval model	Clifford Wolf	2014-09-06
*	Added $macc SAT model	Clifford Wolf	2014-09-06
*	Fixed $clog2 (off by one error)	Clifford Wolf	2014-09-06
*	Added $macc simlib model (also use as techmap rule for now)	Clifford Wolf	2014-09-06
*	Fixed assignment of out-of bounds array element	Clifford Wolf	2014-09-06
*	Added $macc cell type	Clifford Wolf	2014-09-06
*	Fixed autotest for non-basename arguments	Clifford Wolf	2014-09-06
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-09-06
\|\
\| *	Merge pull request #38 from rubund/master	Clifford Wolf	2014-09-06
\| \|\
\| \| *	Corrected spelling mistakes found by lintian	Ruben Undheim	2014-09-06
\| \|/
\| *	Added tests/various/constmsk_test.ys	Clifford Wolf	2014-09-04
* \|	Added "test_cell -script"	Clifford Wolf	2014-09-06
\|/
*	Fixed "opt_const -fine" for $pos cells	Clifford Wolf	2014-09-04
*	Removed $bu0 cell type	Clifford Wolf	2014-09-04
*	Using $pos models for $bu0	Clifford Wolf	2014-09-03
*	Fixed "test_cells -vlog"	Clifford Wolf	2014-09-03
*	Fixes in $alu SAT- and eval-models	Clifford Wolf	2014-09-03
*	Undef-related fixes in simlib $alu model	Clifford Wolf	2014-09-02
*	Improvements in "test_cell -vlog"	Clifford Wolf	2014-09-02
*	Added test_cell -vlog	Clifford Wolf	2014-09-02
*	Create a default selection stack in RTLIL::Design::Design()	Clifford Wolf	2014-09-02
*	Small bug fixes in $not, $neg, and $shiftx models	Clifford Wolf	2014-09-02
*	Added SAT testing to test_cell eval stage	Clifford Wolf	2014-09-02
*	Removed references to yosys-svgviewer from docs	Clifford Wolf	2014-09-02
*	Removed yosys-svgviewer	Clifford Wolf	2014-09-02
*	Using "xdot" instead of "yosys-svgviewer" in show command	Clifford Wolf	2014-09-02
*	Added $alu support to test_cell	Clifford Wolf	2014-09-01
*	Added ConstEval model for $alu cells	Clifford Wolf	2014-09-01
*	Added SAT model for $alu cells	Clifford Wolf	2014-09-01
*	Fixed "test_cell -simlib all"	Clifford Wolf	2014-09-01
*	Added "test_cell -simlib -v"	Clifford Wolf	2014-09-01
*	Added "techmap -autoproc"	Clifford Wolf	2014-09-01
*	Fixes in old SAT example.ys	Clifford Wolf	2014-09-01
*	Moved "share" and "wreduce" to passes/opt/	Clifford Wolf	2014-09-01
*	Using std::vector<RTLIL::State> instead of RTLIL::Const for RTLIL::SigChunk::...	Clifford Wolf	2014-09-01
*	Added eval testing to test_cell	Clifford Wolf	2014-08-31
*	Fixed return size of const_*() eval functions	Clifford Wolf	2014-08-31
*	Added RTLIL::Const::size()	Clifford Wolf	2014-08-31
*	Added eval model for $lut cells	Clifford Wolf	2014-08-31
*	Typo fixes in cell->*Param() API	Clifford Wolf	2014-08-31
*	Added $lut support in test_cell, techmap, satgen	Clifford Wolf	2014-08-31
*	Added design->scratchpad	Clifford Wolf	2014-08-30
*	Added $alu cell type	Clifford Wolf	2014-08-30
*	Added autotest -e (do not use -noexpr on write_verilog)	Clifford Wolf	2014-08-30
*	Improved write address decoder generation memory_map	Clifford Wolf	2014-08-30
*	Fixed module->addPmux()	Clifford Wolf	2014-08-30
*	Using worker class in memory_map	Clifford Wolf	2014-08-30