summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* Better handling of nameDef and nameRef in edif backendClifford Wolf2014-02-21
* Fixed instantiating multi-bit ports in edif backendClifford Wolf2014-02-21
* Use private namespace in mem_simple_4x1_mapClifford Wolf2014-02-21
* Added tests/techmap/mem_simple_4x1Clifford Wolf2014-02-21
* Renamed "write_blif -subckt" to "write_blif -icells" and added -gates and -paramClifford Wolf2014-02-21
* Progress in presentationClifford Wolf2014-02-21
* Progress in presentationClifford Wolf2014-02-20
* Added _TECHMAP_REPLACE_ feature to techmapClifford Wolf2014-02-20
* Added "extract -ignore_parameters" and "extract -ignore_param ..."Clifford Wolf2014-02-20
* Added "extract -map %<design_name>"Clifford Wolf2014-02-20
* Added "design -push" and "design -pop"Clifford Wolf2014-02-20
* Progress in presentationClifford Wolf2014-02-20
* Added connwrappers commandClifford Wolf2014-02-20
* Cleanups in handling of read_verilog -defer and -icellsClifford Wolf2014-02-20
* Progress in presentationClifford Wolf2014-02-20
* Added vcd2txt.pl and txt2tikztiming.py (tests/tools/...)Clifford Wolf2014-02-19
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-18
|\
| * Added "sat -dump_cnf"Clifford Wolf2014-02-18
| * Coding style corrections in SatHelper::dump_model_to_vcd()Clifford Wolf2014-02-18
| * Improved non-verbose ezSAT::printDIMACS() formatClifford Wolf2014-02-18
| * Added "sat -initsteps"Clifford Wolf2014-02-18
* | Progress in presentationClifford Wolf2014-02-18
* | Added techmap support for _TECHMAP_CONNMAP_*_Clifford Wolf2014-02-18
|/
* Added Verilog support for "`default_nettype none"Clifford Wolf2014-02-17
* Renamed "sat -dump_fail_to_vcd" to "sat -dump_vcd" and some minor cleanupsClifford Wolf2014-02-17
* Added "-dump_fail_to_vcd" argument to SAT solverAndrew Zonenberg2014-02-17
* Progress in presentationClifford Wolf2014-02-17
* Better preserve wires when flattening (in comparison to techmap)Clifford Wolf2014-02-17
* Progress in presentationClifford Wolf2014-02-16
* Added some additional checks to techmapClifford Wolf2014-02-16
* Added CONSTMSK and CONSTVAL feature to techmapClifford Wolf2014-02-16
* Fixed handling of "keep" attribute on wires in opt_cleanClifford Wolf2014-02-16
* Added a warning note about error reporting to read_verilog help messageClifford Wolf2014-02-16
* Progress in presentationClifford Wolf2014-02-16
* Fixed use of selection in splitnets commandClifford Wolf2014-02-16
* Added recursion support to techmapClifford Wolf2014-02-16
* Progress in presentationClifford Wolf2014-02-16
* Progress in presentationClifford Wolf2014-02-16
* Improved support for constant functionsClifford Wolf2014-02-16
* Now we are in Yoys 0.2.0+ developmentClifford Wolf2014-02-16
* Tagging Yoys 0.2.0Clifford Wolf2014-02-16
* Added != support for relational select patternClifford Wolf2014-02-16
* Added iopadmap -bitsClifford Wolf2014-02-15
* Added ff and latch support to read_libertyClifford Wolf2014-02-15
* Bugfix in expression parser of read_libertyClifford Wolf2014-02-15
* Fixed dfflibmap for cell libraries with no set-reset-ffClifford Wolf2014-02-15
* Correctly convert constants to RTLIL (fixed undef handling)Clifford Wolf2014-02-15
* Added frontend (-f) option to autotest.shClifford Wolf2014-02-15
* Fixed opt_const handling of double invert with non-1 output widthClifford Wolf2014-02-15
* Added liberty frontendClifford Wolf2014-02-15