summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* Also merge $equiv cells in equiv_structClifford Wolf2015-10-23
* Improvements in equiv_structClifford Wolf2015-10-23
* Added equiv_purgeClifford Wolf2015-10-22
* Added equiv_struct commandClifford Wolf2015-10-21
* Improved inout handling in equiv_makeClifford Wolf2015-10-21
* Progress on cell help messagesClifford Wolf2015-10-20
* Progress on cell help messagesClifford Wolf2015-10-17
* Progress in yosys-smtbmcClifford Wolf2015-10-15
* Fixed bug in verilog parserClifford Wolf2015-10-15
* Improvements in yosys-smtbmcClifford Wolf2015-10-15
* Bugfixes in handling of "keep" attribute on wiresClifford Wolf2015-10-15
* More "yosys-smtbmc -c" fixesClifford Wolf2015-10-14
* Fixed yosys-smtbmc -cClifford Wolf2015-10-14
* Added "prep" commandClifford Wolf2015-10-14
* Added more cell descriptionsClifford Wolf2015-10-14
* Added first help messages for cell typesClifford Wolf2015-10-14
* Added yosys-smtbmc copyrightClifford Wolf2015-10-14
* Improvements in yosys-smtbmcClifford Wolf2015-10-14
* Added yosys-smtbmcClifford Wolf2015-10-14
* Implemented smtbmc.py -iClifford Wolf2015-10-14
* Added smtbmc.pyClifford Wolf2015-10-13
* Added write_smt2 -wiresClifford Wolf2015-10-13
* Added examples/ top-level directoryClifford Wolf2015-10-13
* SystemVerilog also has assume(), added implicit -D FORMALClifford Wolf2015-10-13
* Merge branch 'master' of https://github.com/rubund/yosysClifford Wolf2015-10-13
|\
| * Use DESTDIR as defined in https://www.gnu.org/prep/standards/html_node/DESTDI...Ruben Undheim2015-10-11
| * Use LDFLAGS, CXXFLAGS and CPPFLAGS from the environment when buildingRuben Undheim2015-10-11
* | Fixed "flatten" for unconnected inout portsClifford Wolf2015-10-13
|/
* Added support for "parameter" and "localparam" in global contextClifford Wolf2015-10-07
* Fixed complexity of assigning to vectors in constant functionsClifford Wolf2015-10-01
* Fixed detection of unconditional $readmem[hb]Clifford Wolf2015-09-30
* Added edgetypes commandClifford Wolf2015-09-27
* Some cleanups in qwpClifford Wolf2015-09-26
* Added "test_cell -noeval"Clifford Wolf2015-09-25
* Added wreduce $mul support and fixed signed $mul opt_const bugClifford Wolf2015-09-25
* Bugfix in bram read-enable codeClifford Wolf2015-09-25
* Bugfixes in $readmem[hb]Clifford Wolf2015-09-25
* Bugfixes in writing of memories as VerilogClifford Wolf2015-09-25
* Fixed segfault in AstNode::asRealClifford Wolf2015-09-25
* Added read-enable to memory modelClifford Wolf2015-09-25
* Added pivoting to qwp solverClifford Wolf2015-09-24
* Improved qwp performanceClifford Wolf2015-09-24
* Added statistics summary to "qwp"Clifford Wolf2015-09-24
* Fixed memory_bram for ROMs in BRAMs with write-enable inputsClifford Wolf2015-09-24
* Fixed AstNode::mkconst_bits() segfault on zero-sized constantClifford Wolf2015-09-24
* Added read_verilog -nodpiClifford Wolf2015-09-23
* Bugfix in handling of multi-dimensional memoriesClifford Wolf2015-09-23
* Warning for $display/$write outside initial blockClifford Wolf2015-09-23
* Fixed support for $write system taskClifford Wolf2015-09-23
* Fixed detection of "task foo(bar);" syntax errorClifford Wolf2015-09-22