summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* Do not the 'z' modifier in format string (another win32 fix)Clifford Wolf2014-10-11
* Fixed win32 troubles with f.readsome()Clifford Wolf2014-10-11
* Strip win32 executeablesClifford Wolf2014-10-11
* Added proc_self_dirname() for win32Clifford Wolf2014-10-11
* Fixed MXE readline supportClifford Wolf2014-10-11
* Fixed ifdefs for plugin unloadingClifford Wolf2014-10-11
* Disabled "cover -d" on win32Clifford Wolf2014-10-11
* Not using std::to_string in ezsat (problems with mingw)Clifford Wolf2014-10-11
* Disabled vhdl2verilog command for win32 buildsClifford Wolf2014-10-11
* Disabled ezminisat timeout feature for Win32Clifford Wolf2014-10-11
* Using next_token() to parse commandsClifford Wolf2014-10-10
* Fixed next_token()Clifford Wolf2014-10-10
* More Win32 build fixesClifford Wolf2014-10-10
* Added next_token() function (strtok() replacement)Clifford Wolf2014-10-10
* Various win32 build fixes in yosys.ccClifford Wolf2014-10-10
* Moved patmatch() to yosys.ccClifford Wolf2014-10-10
* Replaced fnmatch() with patmatch()Clifford Wolf2014-10-10
* Added format __attribute__ to stringf()Clifford Wolf2014-10-10
* Renamed TRUE/FALSE to CONST_TRUE/CONST_FALSE because of name collision on Win32Clifford Wolf2014-10-10
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-10
* Replaced "#ifdef WIN32" with "#ifdef _WIN32"Clifford Wolf2014-10-09
* Added API for generic cell cost calculationsClifford Wolf2014-10-09
* added .exe and .html output files to .gitignoreClifford Wolf2014-10-09
* No rusage on win32Clifford Wolf2014-10-09
* Added mxe-based cross build for win32Clifford Wolf2014-10-09
* Fixes in "hilomap" help messageClifford Wolf2014-10-08
* sort cell types in "stat" output by nameClifford Wolf2014-10-03
* sat encoding for exclusive $pmux ctrl inputs in "share" passClifford Wolf2014-10-03
* satgen import sigbit apiClifford Wolf2014-10-03
* added resource sharing of $macc cellsClifford Wolf2014-10-03
* Added $_BUF_ cell typeClifford Wolf2014-10-03
* remove buffers in opt_cleanClifford Wolf2014-10-03
* resource sharing of $alu cellsClifford Wolf2014-10-03
* set "keep" on modules with $assert cells in "hierarchy"Clifford Wolf2014-09-30
* Added support for "keep" on modulesClifford Wolf2014-09-29
* namespace YosysClifford Wolf2014-09-27
* Merge pull request #39 from ahmedirfan1983/masterClifford Wolf2014-09-22
|\
| * Merge branch 'master' of https://github.com/cliffordwolf/yosys into btorAhmed Irfan2014-09-22
| |\ | |/ |/|
* | Re-enabled assert for new logic loops in "share" passClifford Wolf2014-09-21
* | Various improvements regarding logic loops in "share" resultsClifford Wolf2014-09-21
* | Logic loop bugfix for "share" passClifford Wolf2014-09-21
* | Added "share -limit"Clifford Wolf2014-09-21
* | Still loop bug in "share": changed assert to warningClifford Wolf2014-09-21
* | Do not introduce new logic loops in "share"Clifford Wolf2014-09-21
* | Assert on new logic loops in "share" passClifford Wolf2014-09-21
* | Added "test_abcloop" commandClifford Wolf2014-09-19
* | Initialize RTLIL::Const from std::vector<bool>Clifford Wolf2014-09-19
* | Sorting of object names in ilang backendClifford Wolf2014-09-19
* | Small improvements in "abc" command handle_loops() functionClifford Wolf2014-09-19
* | Using "NOT" instead of "INV" as cell name in default abc genlib fileClifford Wolf2014-09-19