summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* Progress in presentationClifford Wolf2014-02-16
* Added some additional checks to techmapClifford Wolf2014-02-16
* Added CONSTMSK and CONSTVAL feature to techmapClifford Wolf2014-02-16
* Fixed handling of "keep" attribute on wires in opt_cleanClifford Wolf2014-02-16
* Added a warning note about error reporting to read_verilog help messageClifford Wolf2014-02-16
* Progress in presentationClifford Wolf2014-02-16
* Fixed use of selection in splitnets commandClifford Wolf2014-02-16
* Added recursion support to techmapClifford Wolf2014-02-16
* Progress in presentationClifford Wolf2014-02-16
* Progress in presentationClifford Wolf2014-02-16
* Improved support for constant functionsClifford Wolf2014-02-16
* Now we are in Yoys 0.2.0+ developmentClifford Wolf2014-02-16
* Tagging Yoys 0.2.0Clifford Wolf2014-02-16
* Added != support for relational select patternClifford Wolf2014-02-16
* Added iopadmap -bitsClifford Wolf2014-02-15
* Added ff and latch support to read_libertyClifford Wolf2014-02-15
* Bugfix in expression parser of read_libertyClifford Wolf2014-02-15
* Fixed dfflibmap for cell libraries with no set-reset-ffClifford Wolf2014-02-15
* Correctly convert constants to RTLIL (fixed undef handling)Clifford Wolf2014-02-15
* Added frontend (-f) option to autotest.shClifford Wolf2014-02-15
* Fixed opt_const handling of double invert with non-1 output widthClifford Wolf2014-02-15
* Added liberty frontendClifford Wolf2014-02-15
* Be more conservative with new const-function codeClifford Wolf2014-02-14
* Added support for FOR loops in function calls in parametersClifford Wolf2014-02-14
* Created basic support for function calls in parameter valuesClifford Wolf2014-02-14
* Added abc -keepff optionClifford Wolf2014-02-14
* updated default ABC command stringsClifford Wolf2014-02-13
* Updated ABCClifford Wolf2014-02-13
* Implemented read_verilog -deferClifford Wolf2014-02-13
* Removed double blanks in ABC default command sequencesClifford Wolf2014-02-13
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-13
|\
| * Merge pull request #26 from ahmedirfan1983/btorClifford Wolf2014-02-12
| |\
| | * modified btor synthesis script for correct use of splice command.Ahmed Irfan2014-02-12
| | * disabling splice command in the scriptAhmed Irfan2014-02-11
| | * register output correctedAhmed Irfan2014-02-11
| | * Merge branch 'master' of https://github.com/cliffordwolf/yosys into btorAhmed Irfan2014-02-11
| | |\
| | * | added concat and slice cell translationAhmed Irfan2014-02-11
* | | | Updated ABC and some related changesClifford Wolf2014-02-13
|/ / /
* | | Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-12
|\ \ \
| * | | Disabled "abc -dff" in "make test" for now (waiting for scorr bugfix in ABC)Clifford Wolf2014-02-12
* | | | Added support for functions returning integerClifford Wolf2014-02-12
|/ / /
* | | Updated ABC to rev e97a6e1d59b9Clifford Wolf2014-02-12
* | | renamed ilang "scope error" to "ilang error"Clifford Wolf2014-02-11
| |/ |/|
* | More Makefile cleanupsClifford Wolf2014-02-11
* | Improved "make manual" and "make clean"Clifford Wolf2014-02-11
|/
* Improved ilang parser error messagesClifford Wolf2014-02-09
* fixed a bug in subcircuit library with cells that have connections to itselfClifford Wolf2014-02-09
* Various improvements in expose command (added -sep and -cut)Clifford Wolf2014-02-09
* Added delete {-input|-output|-port}Clifford Wolf2014-02-09
* Bugfix in delete commandClifford Wolf2014-02-09