summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAge
* Use "verilog -noattr" in tests/techmap/mem_simple_4x1 test (for old iverilog)Clifford Wolf2014-03-11
|
* Fixed a typo in RTLIL::Module::addReduce...Clifford Wolf2014-03-10
|
* Improved verific command (added support for some operators)Clifford Wolf2014-03-10
|
* Improvements in verific commandClifford Wolf2014-03-10
|
* Added RTLIL::Module::add... helper methodsClifford Wolf2014-03-10
|
* Added "verific" commandClifford Wolf2014-03-09
|
* Fixed dumping of timing() { .. } block in libparseClifford Wolf2014-03-09
|
* Verbose reading of liberty and constr files in ABC passClifford Wolf2014-03-09
|
* Fixed bug in freduce commandClifford Wolf2014-03-07
|
* Some minor code cleanups in freduce commandClifford Wolf2014-03-07
|
* Bugfix in ilang frontend autoidx recoveryClifford Wolf2014-03-07
|
* Use log_abort() and log_assert() in BTOR backendClifford Wolf2014-03-07
|
* Added freduce -dumpClifford Wolf2014-03-06
|
* Added freduce -stopClifford Wolf2014-03-06
|
* Fixed gcc compiler warningClifford Wolf2014-03-06
|
* Fixed undef handling in opt_reduceClifford Wolf2014-03-06
|
* Fixes for improved techmap of shifts with large B inputsClifford Wolf2014-03-06
|
* Fixed use of frozen literals in SatGenClifford Wolf2014-03-06
|
* Strictly zero-extend unsigned A-inputs of shift operations in techmapClifford Wolf2014-03-06
|
* Added techmap -max_iter optionClifford Wolf2014-03-06
|
* Improved techmap of shift with wide B inputsClifford Wolf2014-03-06
|
* Strictly zero-extend unsigned A-inputs of shift operationsClifford Wolf2014-03-06
|
* Switched to EZMINISAT_SIMPSOLVER as default SAT solverClifford Wolf2014-03-05
|
* Include id2ast pointers when dumping ASTClifford Wolf2014-03-05
|
* Fixed merging of compatible wire decls in AST frontendClifford Wolf2014-03-05
|
* Bugfix in recursive AST simplificationClifford Wolf2014-03-05
|
* fixed freduce for Minisat::SimpSolver: use frozen_literal()Clifford Wolf2014-03-03
|
* ezSAT: Added frozen_literal() APIClifford Wolf2014-03-03
|
* ezSAT: Fixed handling of eliminated Literals, added auto-freeze for expressionsClifford Wolf2014-03-03
|
* Added ezSAT::eliminated API to help the SAT solver remember eliminated variablesClifford Wolf2014-03-01
|
* ezSAT bugfix: don't call virtual methods in base class constructorClifford Wolf2014-03-01
|
* Removed ezSAT::assumed() APIClifford Wolf2014-03-01
|
* Removed ezSAT built-in brute-froce solverClifford Wolf2014-03-01
|
* Fixed vhdl2verilog temp dir nameClifford Wolf2014-03-01
|
* Fixed vhdl2verilog help messageClifford Wolf2014-03-01
|
* Fixed const folding of $bu0 cellsClifford Wolf2014-02-27
|
* Fixed bit-extending in $mux argument (use $bu0 instead of $pos)Clifford Wolf2014-02-26
|
* Added support for $bu0 to SatGenClifford Wolf2014-02-26
|
* Don't blow up constants unneccessarily in Verilog frontendClifford Wolf2014-02-24
|
* Added support for Minisat::SimpSolver + ezSAT frezze() APIClifford Wolf2014-02-23
|
* Fixed small memory leak in Pass::call()Clifford Wolf2014-02-23
|
* Fixed bug in generation of undefs for $memwr MUXesClifford Wolf2014-02-22
|
* Fixed bug (typo) in passes/opt/opt_const.ccClifford Wolf2014-02-22
|
* Added $lut support to blif backend (by user eddiehung from reddit)Clifford Wolf2014-02-22
|
* Added ezMiniSat EZMINISAT_INCREMENTAL compile-time optionClifford Wolf2014-02-22
|
* Made MiniSat solver backend configurable in ezminisat.hClifford Wolf2014-02-22
|
* Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arstClifford Wolf2014-02-21
|
* Added vhdl2verilogClifford Wolf2014-02-21
|
* Progress in presentationClifford Wolf2014-02-21
|
* Better handling of nameDef and nameRef in edif backendClifford Wolf2014-02-21
|