summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
...
* Minor fixes in handling of "init" attributeClifford Wolf2015-04-09
* Xilinx DRAMS: RAM64X1D, RAM128X1DClifford Wolf2015-04-09
* Fixed const2big performance bugClifford Wolf2015-04-09
* techmap code cleanupClifford Wolf2015-04-09
* Towards DRAM support in Xilinx flowClifford Wolf2015-04-09
* Added support for "file names with blanks"Clifford Wolf2015-04-08
* Removed "techmap -share_map" (use "-map +/filename" instead)Clifford Wolf2015-04-08
* Added %M and %C select operatorsClifford Wolf2015-04-07
* Added "pmuxtree" commandClifford Wolf2015-04-07
* Added "chparam -list"Clifford Wolf2015-04-07
* Added decoder generation to "muxcover"Clifford Wolf2015-04-07
* Added hashlib support for std::tuple<>Clifford Wolf2015-04-07
* Added "muxcover" commandClifford Wolf2015-04-07
* Added pool<K>::pop()Clifford Wolf2015-04-07
* typo fixClifford Wolf2015-04-07
* Added "chparam" commandClifford Wolf2015-04-07
* Added support for initialized xilinx bramsClifford Wolf2015-04-06
* Added support for initialized bramsClifford Wolf2015-04-06
* Added Xilinx test case for initialized bramsClifford Wolf2015-04-06
* Added Xilinx bram black-box modulesClifford Wolf2015-04-06
* Added "port_directions" to write_json outputClifford Wolf2015-04-06
* Avoid parameter values with size 0 ($mem cells)Clifford Wolf2015-04-05
* make all vector-size related integer params in $mem sim model signedClifford Wolf2015-04-05
* Added $_MUX4_, $_MUX8_, and $_MUX16_ cell typesClifford Wolf2015-04-05
* Added "dffinit", Support for initialized Xilinx DFFClifford Wolf2015-04-04
* Added "init" attribute support to verilog backendClifford Wolf2015-04-04
* appnote 012 fixClifford Wolf2015-04-04
* Appnote 012Clifford Wolf2015-04-04
* Updated ABC to 51705b168d7aClifford Wolf2015-04-04
* Merge pull request #55 from ahmedirfan1983/masterClifford Wolf2015-04-04
|\
| * Update READMEAhmed Irfan2015-04-03
| * Delete btor.ysAhmed Irfan2015-04-03
| * Update READMEAhmed Irfan2015-04-03
| * separated memory next from write cellAhmed Irfan2015-04-03
| * Merge branch 'master' of https://github.com/cliffordwolf/yosysAhmed Irfan2015-04-03
| |\ | |/ |/|
* | documentation improvementsClifford Wolf2015-03-29
* | Ignore celldefine directive in verilog front-endClifford Wolf2015-03-25
* | Fixes in cmos_cells.vClifford Wolf2015-03-25
* | Fixed detection of absolute paths in ABC for win32Clifford Wolf2015-03-22
* | Added blif reference to appnote 010Clifford Wolf2015-03-22
* | Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2015-03-20
|\ \
| * | Fixed handling of quotes in liberty parserClifford Wolf2015-03-18
* | | fix for python 2.6.6Clifford Wolf2015-03-20
|/ /
* | Added hierarchy -auto-topClifford Wolf2015-03-18
* | Added Verilog backend $dffsr supportClifford Wolf2015-03-18
* | Documentation for JSON format, added attributesClifford Wolf2015-03-06
* | Added very first version of "synth_ice40"Clifford Wolf2015-03-05
* | Fixed bug in "hierarchy" for parametric designsClifford Wolf2015-03-04
* | Json bugfixClifford Wolf2015-03-03
* | Json backend improvementsClifford Wolf2015-03-03
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-25 06:33:17 +0000