Commit message (Expand) | Author | Age | |
---|---|---|---|
* | Moved btor scripts to backends/btor/ | Clifford Wolf | 2014-01-24 |
* | Restored Makefile | Clifford Wolf | 2014-01-24 |
* | Restored IdString::check() | Clifford Wolf | 2014-01-24 |
* | Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys into btor | Clifford Wolf | 2014-01-24 |
|\ | |||
| * | minor change in script | Ahmed Irfan | 2014-01-24 |
| * | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-01-22 |
| |\ | |||
| * | | slice bug corrected | Ahmed Irfan | 2014-01-20 |
| * | | assert feature | Ahmed Irfan | 2014-01-20 |
| * | | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-01-20 |
| |\ \ | |||
| * | | | script added | Ahmed Irfan | 2014-01-18 |
| * | | | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys into btor | Ahmed Irfan | 2014-01-18 |
| |\ \ \ | |||
| | * \ \ | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys | Ahmed Irfan | 2014-01-18 |
| | |\ \ \ | |||
| | * \ \ \ | Merge branch 'master' of https://github.com/cliffordwolf/yosys | Ahmed Irfan | 2014-01-18 |
| | |\ \ \ \ | |||
| * | \ \ \ \ | pmux2mux | Ahmed Irfan | 2014-01-18 |
| |\ \ \ \ \ \ | | | |/ / / / | | |/| | | | | |||
| * | | | | | | verilog default options pull | Ahmed Irfan | 2014-01-17 |
| * | | | | | | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys into btor | Ahmed Irfan | 2014-01-17 |
| |\ \ \ \ \ \ | | | |_|/ / / | | |/| | | | | |||
| | * | | | | | Merge pull request #4 from cliffordwolf/master | Ahmed Irfan | 2014-01-17 |
| | |\ \ \ \ \ | |||
| * | | | | | | | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys into btor | Ahmed Irfan | 2014-01-17 |
| |\| | | | | | | |||
| | * | | | | | | Merge pull request #3 from cliffordwolf/master | Ahmed Irfan | 2014-01-17 |
| | |\ \ \ \ \ \ | | | |_|_|/ / / | | |/| | | | | | |||
| * | | | | | | | slice error corrected | Ahmed Irfan | 2014-01-16 |
| * | | | | | | | width issues | Ahmed Irfan | 2014-01-15 |
| * | | | | | | | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys into btor | Ahmed Irfan | 2014-01-15 |
| |\| | | | | | | |||
| | * | | | | | | Merge pull request #2 from cliffordwolf/master | Ahmed Irfan | 2014-01-15 |
| | |\ \ \ \ \ \ | |||
| * | | | | | | | | BTOR backend | Ahmed Irfan | 2014-01-14 |
| * | | | | | | | | Merge branch 'master' of https://github.com/ahmedirfan1983/yosys into btor | Ahmed Irfan | 2014-01-14 |
| |\| | | | | | | | |||
| | * | | | | | | | Merge pull request #1 from cliffordwolf/master | Ahmed Irfan | 2014-01-14 |
| | |\ \ \ \ \ \ \ | |||
| * | \ \ \ \ \ \ \ | splitnet -driver feature | Ahmed Irfan | 2014-01-03 |
| |\ \ \ \ \ \ \ \ \ | |||
| * \ \ \ \ \ \ \ \ \ | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-01-03 |
| |\ \ \ \ \ \ \ \ \ \ | |||
| * | | | | | | | | | | | makefile | Ahmed Irfan | 2014-01-03 |
| * | | | | | | | | | | | btor | Ahmed Irfan | 2014-01-03 |
* | | | | | | | | | | | | Fixed handling of unsized constants in verilog frontend | Clifford Wolf | 2014-01-24 |
| |_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | | |||
* | | | | | | | | | | | Fixed algorithmic complexity of AST simplification of long expressions | Clifford Wolf | 2014-01-20 |
| |_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | |||
* | | | | | | | | | | Added hilomap command | Clifford Wolf | 2014-01-19 |
* | | | | | | | | | | Added sat -tempinduc and sat -prove-asserts | Clifford Wolf | 2014-01-19 |
* | | | | | | | | | | Added $assert support to satgen | Clifford Wolf | 2014-01-19 |
* | | | | | | | | | | Added $assert cell | Clifford Wolf | 2014-01-19 |
* | | | | | | | | | | Added Verilog parser support for asserts | Clifford Wolf | 2014-01-19 |
* | | | | | | | | | | Fixed $lut simlib model for a wider range of tools | Clifford Wolf | 2014-01-18 |
* | | | | | | | | | | Fixed parsing of verilog macros at end of line | Clifford Wolf | 2014-01-18 |
* | | | | | | | | | | More changes to simlib to make it friendlier to a wider range of tools | Clifford Wolf | 2014-01-18 |
* | | | | | | | | | | Fixed a type in $mem model in simlib.v | Clifford Wolf | 2014-01-18 |
| |_|_|_|_|_|_|_|/ |/| | | | | | | | | |||
* | | | | | | | | | Removed cases of trailing comma in stdcells.v | Clifford Wolf | 2014-01-18 |
* | | | | | | | | | Added $bu0 cell to simlib.v | Clifford Wolf | 2014-01-18 |
* | | | | | | | | | Improved setundef random number generator | Clifford Wolf | 2014-01-18 |
* | | | | | | | | | Added setundef command | Clifford Wolf | 2014-01-17 |
* | | | | | | | | | Some improvements in log_dump_val_worker() templates | Clifford Wolf | 2014-01-17 |
* | | | | | | | | | Added techlibs/common/pmux2mux.v | Clifford Wolf | 2014-01-17 |
| |_|_|_|_|_|_|/ |/| | | | | | | | |||
* | | | | | | | | Added verilog_defaults command | Clifford Wolf | 2014-01-17 |
* | | | | | | | | Added support for $adff with undef data inputs to opt_rmdff | Clifford Wolf | 2014-01-17 |
* | | | | | | | | Added select -assert-none and -assert-any | Clifford Wolf | 2014-01-17 |
| |_|_|_|_|_|/ |/| | | | | | |