summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* Added eclipse CDT project files to .gitignoreClifford Wolf2013-03-21
* Added -S option for simple synthesis to gate logicClifford Wolf2013-03-21
* Avoid verilog-2k in verilog backendClifford Wolf2013-03-21
* Disabled the per-default dumping of ILANG codeClifford Wolf2013-03-21
* Added -nomap option to memory passClifford Wolf2013-03-21
* Merge branch 'hansiglaser-master'Clifford Wolf2013-03-19
|\
| * added optimizations for single-bit $eq/$ne with constant input to opt_constClifford Wolf2013-03-19
| * improved $mux optimization in opt_constClifford Wolf2013-03-19
| * keep $mux and $_MUX_ optimizations separate in opt_constClifford Wolf2013-03-19
| * added a TODOJohann Glaser2013-03-18
| * added one more suggestion to optimize MUXes in pass "opt_const"Johann Glaser2013-03-18
| * also optimize single-bit "$mux" cells in pass "opt_const", added suggestionsJohann Glaser2013-03-18
| * fixed a crash when lines start with whitespaceJohann Glaser2013-03-18
| * added description of Makefile include files for build configurationJohann Glaser2013-03-18
|/
* More TODOs in READMEClifford Wolf2013-03-18
* Merge branch 'hansi'Clifford Wolf2013-03-18
|\
| * Removed date from auto-generated passes/techmap/stdcells.incClifford Wolf2013-03-18
| * Fixed abc eeror handlingClifford Wolf2013-03-18
| * add header to autogenerated file on its originJohann Glaser2013-03-18
| * fixed typosJohann Glaser2013-03-18
|/
* Fixed strerrno vs. strerror types in ABC passClifford Wolf2013-03-17
* Merge branch 'hansi'Clifford Wolf2013-03-17
|\
| * Cleaned up ABC file/io error handlingClifford Wolf2013-03-17
| * Set execute bit on tests/openmsp430/run-synth.sh for realClifford Wolf2013-03-17
| * added error checking at execution of ABCJohann Glaser2013-03-17
| * corrected typosJohann Glaser2013-03-17
| * set executable flags to run-synth.sh, added .gitignoreJohann Glaser2013-03-17
| * added ckeck for Icarus Verilog, otherwise the tests are silently stoppedJohann Glaser2013-03-17
| * corrected typosJohann Glaser2013-03-17
|/
* Fixed gcc warnings and added error handling to shell escapeClifford Wolf2013-03-15
* Added scc pass (find logic loops)Clifford Wolf2013-03-15
* Added vi .*.swp files to .gitignoreClifford Wolf2013-03-15
* Added [[CITE]] tags to abc and fsm_extract passesClifford Wolf2013-03-15
* Added additional functionality and cleanups in sigtools.h and celltypes.hClifford Wolf2013-03-15
* Changed prefix for selection operators from # to %Clifford Wolf2013-03-14
* Added #ci and #co selection operatorsClifford Wolf2013-03-14
* Added more features to #x selection operatorClifford Wolf2013-03-14
* Added "select -write" commandClifford Wolf2013-03-14
* More support code for $sr cellsClifford Wolf2013-03-14
* Added $sr cell type to celltypes.hClifford Wolf2013-03-14
* Fixed detection of public wires in opt_rmunusedClifford Wolf2013-03-10
* Added shell escape to command languageClifford Wolf2013-03-10
* Fixed and improved #x selection operatorClifford Wolf2013-03-08
* Automatically select new objects in abc and techmap passesClifford Wolf2013-03-08
* Added ## selection operator (union all on stack)Clifford Wolf2013-03-08
* Added select -count modeClifford Wolf2013-03-08
* Split extract -attr into extract -cell_attr and -wire_attrClifford Wolf2013-03-08
* Added support for attribute matching in extract passClifford Wolf2013-03-07
* Added portmapping support to subcircuit userCompareNodes() apiClifford Wolf2013-03-07
* Cleanups and improvements in MakefileClifford Wolf2013-03-07