yosys - Debian dgit repo for package yosys

	Commit message (Expand)	Author	Age
*	Added vcd2txt.pl and txt2tikztiming.py (tests/tools/...)	Clifford Wolf	2014-02-19
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-02-18
\|\
\| *	Added "sat -dump_cnf"	Clifford Wolf	2014-02-18
\| *	Coding style corrections in SatHelper::dump_model_to_vcd()	Clifford Wolf	2014-02-18
\| *	Improved non-verbose ezSAT::printDIMACS() format	Clifford Wolf	2014-02-18
\| *	Added "sat -initsteps"	Clifford Wolf	2014-02-18
* \|	Progress in presentation	Clifford Wolf	2014-02-18
* \|	Added techmap support for _TECHMAP_CONNMAP_*_	Clifford Wolf	2014-02-18
\|/
*	Added Verilog support for "`default_nettype none"	Clifford Wolf	2014-02-17
*	Renamed "sat -dump_fail_to_vcd" to "sat -dump_vcd" and some minor cleanups	Clifford Wolf	2014-02-17
*	Added "-dump_fail_to_vcd" argument to SAT solver	Andrew Zonenberg	2014-02-17
*	Progress in presentation	Clifford Wolf	2014-02-17
*	Better preserve wires when flattening (in comparison to techmap)	Clifford Wolf	2014-02-17
*	Progress in presentation	Clifford Wolf	2014-02-16
*	Added some additional checks to techmap	Clifford Wolf	2014-02-16
*	Added CONSTMSK and CONSTVAL feature to techmap	Clifford Wolf	2014-02-16
*	Fixed handling of "keep" attribute on wires in opt_clean	Clifford Wolf	2014-02-16
*	Added a warning note about error reporting to read_verilog help message	Clifford Wolf	2014-02-16
*	Progress in presentation	Clifford Wolf	2014-02-16
*	Fixed use of selection in splitnets command	Clifford Wolf	2014-02-16
*	Added recursion support to techmap	Clifford Wolf	2014-02-16
*	Progress in presentation	Clifford Wolf	2014-02-16
*	Progress in presentation	Clifford Wolf	2014-02-16
*	Improved support for constant functions	Clifford Wolf	2014-02-16
*	Now we are in Yoys 0.2.0+ development	Clifford Wolf	2014-02-16
*	Tagging Yoys 0.2.0	Clifford Wolf	2014-02-16
*	Added != support for relational select pattern	Clifford Wolf	2014-02-16
*	Added iopadmap -bits	Clifford Wolf	2014-02-15
*	Added ff and latch support to read_liberty	Clifford Wolf	2014-02-15
*	Bugfix in expression parser of read_liberty	Clifford Wolf	2014-02-15
*	Fixed dfflibmap for cell libraries with no set-reset-ff	Clifford Wolf	2014-02-15
*	Correctly convert constants to RTLIL (fixed undef handling)	Clifford Wolf	2014-02-15
*	Added frontend (-f) option to autotest.sh	Clifford Wolf	2014-02-15
*	Fixed opt_const handling of double invert with non-1 output width	Clifford Wolf	2014-02-15
*	Added liberty frontend	Clifford Wolf	2014-02-15
*	Be more conservative with new const-function code	Clifford Wolf	2014-02-14
*	Added support for FOR loops in function calls in parameters	Clifford Wolf	2014-02-14
*	Created basic support for function calls in parameter values	Clifford Wolf	2014-02-14
*	Added abc -keepff option	Clifford Wolf	2014-02-14
*	updated default ABC command strings	Clifford Wolf	2014-02-13
*	Updated ABC	Clifford Wolf	2014-02-13
*	Implemented read_verilog -defer	Clifford Wolf	2014-02-13
*	Removed double blanks in ABC default command sequences	Clifford Wolf	2014-02-13
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-02-13
\|\
\| *	Merge pull request #26 from ahmedirfan1983/btor	Clifford Wolf	2014-02-12
\| \|\
\| \| *	modified btor synthesis script for correct use of splice command.	Ahmed Irfan	2014-02-12
\| \| *	disabling splice command in the script	Ahmed Irfan	2014-02-11
\| \| *	register output corrected	Ahmed Irfan	2014-02-11
\| \| *	Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor	Ahmed Irfan	2014-02-11
\| \| \|\
\| \| * \|	added concat and slice cell translation	Ahmed Irfan	2014-02-11