yosys - Debian dgit repo for package yosys

	Commit message (Expand)	Author	Age
*	Various equiv_simple improvements	Clifford Wolf	2015-01-22
*	Moved equiv stuff to passes/equiv/	Clifford Wolf	2015-01-22
*	Progress in equiv_simple	Clifford Wolf	2015-01-21
*	Fixed opt_muxtree performance bug	Clifford Wolf	2015-01-21
*	Faster "make clean-abc"	Clifford Wolf	2015-01-20
*	README stuff	Clifford Wolf	2015-01-20
*	Added equiv_simple	Clifford Wolf	2015-01-19
*	Added equiv_status	Clifford Wolf	2015-01-19
*	Added equiv_make command	Clifford Wolf	2015-01-19
*	Added $equiv cell type	Clifford Wolf	2015-01-19
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2015-01-18
\|\
\| *	Merge pull request #47 from mschmoelzer/master	Clifford Wolf	2015-01-18
\| \|\
\| \| *	Add "echo-yosys-ver" and "echo-git-rev" Makefile targets.	Martin Schmölzer	2015-01-18
\| \|/
* \|	Various cleanups in xilinx techlib	Clifford Wolf	2015-01-18
* \|	Refactoring of memory_bram and xilinx brams	Clifford Wolf	2015-01-18
\|/
*	improvements in muxtree/select_leaves test	Clifford Wolf	2015-01-18
*	Improvements in opt_muxtree	Clifford Wolf	2015-01-18
*	More opt_muxtree cleanups	Clifford Wolf	2015-01-18
*	Added hashlib::idict<>	Clifford Wolf	2015-01-18
*	Various cleanups and improvements in opt_muxtree	Clifford Wolf	2015-01-18
*	Added synth_xilinx -retime -flatten	Clifford Wolf	2015-01-17
*	Added support for memories to flatten (techmap)	Clifford Wolf	2015-01-17
*	Added MUXCY and XORCY support to synth_xilinx	Clifford Wolf	2015-01-17
*	Fixed a bug in opt_muxtree for "mux forests"	Clifford Wolf	2015-01-17
*	Improved opt_muxtree	Clifford Wolf	2015-01-17
*	Optimizing no-op cell->setPort()	Clifford Wolf	2015-01-17
*	Bugfix in dff2dffe	Clifford Wolf	2015-01-16
*	Added cells.lib	Clifford Wolf	2015-01-16
*	Added dff2dffe to synth_xilinx	Clifford Wolf	2015-01-16
*	Added more FF types to xilinx/cells.v	Clifford Wolf	2015-01-16
*	Fixed xilinx bram clock inverted config	Clifford Wolf	2015-01-16
*	Added FF cells to xilinx/cells_sim.v	Clifford Wolf	2015-01-16
*	Added Xilinx MUXF7 and MUXF8 support	Clifford Wolf	2015-01-15
*	Added "abc -lut w1:w2"	Clifford Wolf	2015-01-15
*	Fixed handling of foo.__TECHMAP_...	Clifford Wolf	2015-01-15
*	Ignoring more system task and functions	Clifford Wolf	2015-01-15
*	Fixed handling of "input foo; reg [0:0] foo;"	Clifford Wolf	2015-01-15
*	Consolidate "Blocking assignment to memory.." msgs for the same line	Clifford Wolf	2015-01-15
*	Various cleanups in synth_xilinx command	Clifford Wolf	2015-01-13
*	Re-enabled mux->and/or transform (and fixed lm32 in yosys-bigsim)	Clifford Wolf	2015-01-13
*	Tiny fix in vcdcd.pl	Clifford Wolf	2015-01-13
*	Small Makefile typo fix	Clifford Wolf	2015-01-13
*	Only enable code coverage counters on linux	Clifford Wolf	2015-01-09
*	Merge pull request #46 from utzig/master	Clifford Wolf	2015-01-08
\|\
\| *	Enable use of homebrew's provided bison if available	Fabio Utzig	2015-01-08
\| *	Enable bison to be customized	Fabio Utzig	2015-01-08
\| *	Add homebrew's libffi paths	Fabio Utzig	2015-01-08
\| *	Add homebrew's readline paths	Fabio Utzig	2015-01-08
\|/
*	Added add_share_file Makefile macro	Clifford Wolf	2015-01-08
*	added minimalistic xilinx sim models	Clifford Wolf	2015-01-08