yosys - Debian dgit repo for package yosys

	Commit message (Expand)	Author	Age
*	Added "inout" ports support to read_liberty	Clifford Wolf	2014-07-16
*	Set blackbox attribute in "read_liberty -lib"	Clifford Wolf	2014-07-16
*	Fixed spelling of "direction" in read_liberty messages	Clifford Wolf	2014-07-16
*	Merged new $mem/$memwr WR_EN interface	Clifford Wolf	2014-07-16
\|\
\| *	Changed tests/techmap/mem_simple_4x1_map for new $mem/$memwr WR_EN interface	Clifford Wolf	2014-07-16
\| *	improved opt_reduce for $mem/$memwr WR_EN multiplexers	Clifford Wolf	2014-07-16
\| *	changes in verilog frontend for new $mem/$memwr WR_EN interface	Clifford Wolf	2014-07-16
\| *	Changes to "memory" pass for new $memwr/$mem WR_EN interface	Clifford Wolf	2014-07-16
\| *	Updated simlib to new $mem/$memwr interface	Clifford Wolf	2014-07-16
\| *	Changed the $mem/$memwr WR_EN input to a per-data-bit enable signal	Clifford Wolf	2014-07-16
\|/
*	Added note to "make test": use git checkout of iverilog	Clifford Wolf	2014-07-16
*	Added passing of various options to vhdl2verilog	Clifford Wolf	2014-07-12
*	Use "verilog -sv" to parse .sv files	Clifford Wolf	2014-07-11
*	Fixed processing of initial values for block-local variables	Clifford Wolf	2014-07-11
*	now ignore init attributes on non-register wires in sat command	Clifford Wolf	2014-07-05
*	fixed parsing of constant with comment between size and value	Clifford Wolf	2014-07-02
*	small changes in presentation	Clifford Wolf	2014-07-02
*	Tiny fix in presentation	Clifford Wolf	2014-06-29
*	Progress in presentation	Clifford Wolf	2014-06-29
*	Added links to some liberty files to README	Clifford Wolf	2014-06-28
*	Progress in presentation	Clifford Wolf	2014-06-26
*	Fixed handling of mixed real/int ternary expressions	Clifford Wolf	2014-06-25
*	More found_real-related fixes to AstNode::detectSignWidthWorker	Clifford Wolf	2014-06-24
*	Progress in presentation	Clifford Wolf	2014-06-22
*	Little steps in realmath test bench	Clifford Wolf	2014-06-21
*	fixed signdness detection for expressions with reals	Clifford Wolf	2014-06-21
*	fixed typo	Clifford Wolf	2014-06-21
*	Progress in presentation	Clifford Wolf	2014-06-21
*	Do not create $dffsr cells with no-op resets in proc_dff	Clifford Wolf	2014-06-19
*	Added test case for AstNode::MEM2REG_FL_CMPLX_LHS	Clifford Wolf	2014-06-17
*	Added AstNode::MEM2REG_FL_CMPLX_LHS	Clifford Wolf	2014-06-17
*	Improved handling of relational op of real values	Clifford Wolf	2014-06-17
*	Little steps in realmath test bench	Clifford Wolf	2014-06-16
*	Improved ternary support for real values	Clifford Wolf	2014-06-16
*	Use undef (x/z vs. NaN) rules for real values from IEEE Std 1800-2012	Clifford Wolf	2014-06-16
*	Fixed parsing of TOK_INTEGER (implies TOK_SIGNED)	Clifford Wolf	2014-06-16
*	Added found_real feature to AstNode::detectSignWidth	Clifford Wolf	2014-06-16
*	Added more calls to "hierarchy" to README file	Clifford Wolf	2014-06-15
*	Removed long running tests from tests/simple/realexpr.v (replaced by tests/re...	Clifford Wolf	2014-06-15
*	Added tests/realmath to "make test"	Clifford Wolf	2014-06-15
*	Improved AstNode::realAsConst for large numbers	Clifford Wolf	2014-06-15
*	Improved realmath test bench	Clifford Wolf	2014-06-15
*	Improved parsing of large integer constants	Clifford Wolf	2014-06-15
*	Improved AstNode::asReal for large integers	Clifford Wolf	2014-06-15
*	improved realmath test bench	Clifford Wolf	2014-06-14
*	improved (fixed) conversion of real values to bit vectors	Clifford Wolf	2014-06-14
*	progress in realmath test bench	Clifford Wolf	2014-06-14
*	Fixed relational operators for const real expressions	Clifford Wolf	2014-06-14
*	added first draft of real math testcase generator	Clifford Wolf	2014-06-14
*	Progress in presentation	Clifford Wolf	2014-06-14