yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
...
*	Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_	Clifford Wolf	2013-10-18
\|
*	Added $sr, $dffsr and $dlatch cell types	Clifford Wolf	2013-10-18
\|
*	Improved way of connecting ports in techmap pass	Clifford Wolf	2013-10-17
\|
*	Only prefer connected signals iff they have public names	Clifford Wolf	2013-10-17
\|
*	Added -buf, -true and -false options to blif backend	Clifford Wolf	2013-10-17
\|
*	Fixed bug in synthesis of memories that are never written	Clifford Wolf	2013-10-17
\|
*	Avoid re-arranging signals on register outputs	Clifford Wolf	2013-10-17
\|
*	Fixed detection of major wires in opt_clean	Clifford Wolf	2013-10-17
\|
*	Added iopadmap pass	Clifford Wolf	2013-10-16
\|
*	Moved dfflibmap from passes/dfflibmap to passes/techmap	Clifford Wolf	2013-10-16
\|
*	Added map, par and bitgen to xlinx7 example	Clifford Wolf	2013-10-16
\|
*	Fixed parsing or liberty file statements such as 'clocked_on : "(!CLK)";'	Clifford Wolf	2013-10-16
\| \| \| \|	Patch by Tim Edwards
*	Added recommended apt-get commands to README	Clifford Wolf	2013-10-11
\|
*	Fixed minisat include	Clifford Wolf	2013-10-11
\|
*	Pinned ABC revision to 0f9e5488ced3	Clifford Wolf	2013-10-03
\|
*	Improvements in EDIF backend	Clifford Wolf	2013-09-17
\|
*	Added additional options to BLIF backend	Clifford Wolf	2013-09-15
\|
*	Added BLIF backend	Clifford Wolf	2013-09-15
\|
*	A couple of small fixes in SPICE backend	Clifford Wolf	2013-09-15
\|
*	Moved common techlib files to techlibs/common	Clifford Wolf	2013-09-15
\|
*	Updated manual	Clifford Wolf	2013-09-15
\|
*	Added spice testbench to techlibs/cmos	Clifford Wolf	2013-09-14
\|
*	Added spice backend	Clifford Wolf	2013-09-14
\|
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2013-09-03
\|\
\| *	Encode large (>32 bits) parameters as hex string in edif backend	Clifford Wolf	2013-08-28
\| \|
\| *	Improved edif backend	Clifford Wolf	2013-08-27
\| \|
\| *	Added mapping to techlibs/xilinx7 testbench (exposes EDIF backend todos)	Clifford Wolf	2013-08-27
\| \|
* \|	Added -selected option to various backends	Clifford Wolf	2013-09-03
\|/
*	Added simple xilinx7 technology mapping files	Clifford Wolf	2013-08-22
\|
*	More explicit integer output in verilog backend	Clifford Wolf	2013-08-22
\|
*	Added correct encoding of identifiers in EDIF backend	Clifford Wolf	2013-08-22
\|
*	Added edif backend (still under construction)	Clifford Wolf	2013-08-22
\|
*	Merge pull request #10 from hansiglaser/master	Clifford Wolf	2013-08-21
\|\ \| \| \| \|	fixed Verilog parser filename and line numbering issue with include files
\| *	fixed Verilog parser filename and line numbering issue with include files	Johann Glaser	2013-08-21
\| \|
* \|	Some minor documentation fixes	Clifford Wolf	2013-08-21
\| \|
* \|	Merge pull request #9 from hansiglaser/master	Clifford Wolf	2013-08-20
\|\\| \| \| \| \|	Added support for include directories with the new '-I' argument of the 'read_verilog' command
\| *	Added support for include directories with the new '-I' argument of the	Johann Glaser	2013-08-20
\| \| \| \| \| \| \| \|	'read_verilog' command
* \|	Merge pull request #8 from hansiglaser/master	Clifford Wolf	2013-08-20
\|\\| \| \| \| \|	Added support for notif0/notif1 primitives
\| *	Added support for notif0/notif1 primitives	Johann Glaser	2013-08-20
\|/
*	Added cleaning of old version_* files to version_* make rule	Clifford Wolf	2013-08-20
\|
*	Added version info to yosys command and added -V option	Clifford Wolf	2013-08-20
\|
*	Minor fixes in abc build instructions and abc pass	Clifford Wolf	2013-08-20
\|
*	Fixed width and sign detection for ** operator	Clifford Wolf	2013-08-19
\|
*	Added support for bufif0/bufif1 primitives	Clifford Wolf	2013-08-19
\|
*	Improved ast dumping (ast/verilog frontend)	Clifford Wolf	2013-08-19
\|
*	Implemented same div-by-zero behavior as found in other synthesis tools	Clifford Wolf	2013-08-15
\|
*	Fixed signed div/mod in const eval (rounding and stuff)	Clifford Wolf	2013-08-15
\|
*	Added ezsat api for creation of anonymous vectors	Clifford Wolf	2013-08-15
\|
*	Added sat -ignore_div_by_zero switch	Clifford Wolf	2013-08-15
\|
*	Added eval -brute_force_equiv_checker_x mode	Clifford Wolf	2013-08-15
\|