summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
...
* Added read_verilog -sv options, added support for bit, logic,Clifford Wolf2014-06-12
* Now we are in Yoys 0.3.0+ developmentClifford Wolf2014-06-08
* Tagging Yosys 0.3.0Clifford Wolf2014-06-08
* Updated ABC to 7600ffb9340cClifford Wolf2014-06-08
* added tests for new verilog featuresClifford Wolf2014-06-07
* fixed cell array handling of positional argumentsClifford Wolf2014-06-07
* Add support for cell arraysClifford Wolf2014-06-07
* Added support for repeat stmt in const functionsClifford Wolf2014-06-07
* further improved const function supportClifford Wolf2014-06-07
* made the generate..endgenrate keywords optionalClifford Wolf2014-06-06
* improved const function supportClifford Wolf2014-06-06
* fix functions with no block (but single statement, loop, etc.)Clifford Wolf2014-06-06
* Added tests/simple/repwhile.vClifford Wolf2014-06-06
* improved ast simplify of const functionsClifford Wolf2014-06-06
* added while and repeat support to verilog parserClifford Wolf2014-06-06
* Improved error message for options after front-end filename argumentsClifford Wolf2014-06-04
* added tee cmdClifford Wolf2014-06-03
* Fixed log messages in memory_dffClifford Wolf2014-06-01
* Updated ABC to rev fa4404b395f0Clifford Wolf2014-05-29
* Merge pull request #36 from hansiglaser/masterClifford Wolf2014-05-29
|\
| * added log_header to miter and expose pass, show cell type for exposed portsJohann Glaser2014-05-28
| * new flags -ignore_miss_func and -ignore_miss_dir for read_libertyJohann Glaser2014-05-28
| * be more verbose when techmap yielded processesJohann Glaser2014-05-26
|/
* Fixed bug in opt_reduce (see vloghammer issue_044)Clifford Wolf2014-05-12
* fixed syntax error in dot file created by "show" commandClifford Wolf2014-05-10
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-05-09
|\
| * Progress in presentationClifford Wolf2014-05-06
| * Improved ezsat stand-alone testsClifford Wolf2014-05-06
* | Updated ABC to 67c84cdd49e4Clifford Wolf2014-05-09
|/
* workaround for OpenBSD 'stdout' implementationClifford Wolf2014-05-03
* workaround for OpenBSD 'stdin' implementationClifford Wolf2014-05-02
* Merge pull request #35 from bentley/doxClifford Wolf2014-05-02
|\
| * Typos and grammar fixes through chapter 4.Anthony J. Bentley2014-05-02
|/
* Fixed clang -Wdeprecated-register warningsClifford Wolf2014-04-20
* Replaced depricated %name-prefix= bison directiveClifford Wolf2014-04-20
* minisat compile fixClifford Wolf2014-04-20
* Updated READMEClifford Wolf2014-04-18
* Merge pull request #33 from bentley/doxClifford Wolf2014-04-11
|\
| * Typos and grammar fixes through chapter 2.Anthony J. Bentley2014-04-11
|/
* Merge pull request #31 from bentley/posix-rmClifford Wolf2014-04-05
|\
| * POSIX find requires a path argument.Anthony J. Bentley2014-04-04
| * Remove non-POSIX 'rm -v'.Anthony J. Bentley2014-04-04
|/
* Added SIMLIB_NOLUT to simlib.vClifford Wolf2014-04-02
* Added SIMLIB_NOSR to simlib.vClifford Wolf2014-04-02
* Added support for dlatchsr cellsClifford Wolf2014-03-31
* Fixed mapping of Verific WIDE_DFFRS operatorClifford Wolf2014-03-20
* Fixed mapping of Verific FADD primitive with unconnected outputsClifford Wolf2014-03-20
* Fixed performance problem in opt_mux with nets driven by many conflicting dri...Clifford Wolf2014-03-19
* Progress in Verific bindingsClifford Wolf2014-03-17
* Fixed typo in RTLIL::Module::addAdff()Clifford Wolf2014-03-17