yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Added "write_blif -cname" mode	Clifford Wolf	2016-01-06
\|
*	Added yosys-smtbmc -S	Clifford Wolf	2015-12-20
\|
*	Import more std:: stuff into Yosys namespace	Clifford Wolf	2015-10-25
\|
*	renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()	Clifford Wolf	2015-10-24
\|
*	Progress in yosys-smtbmc	Clifford Wolf	2015-10-15
\|
*	Improvements in yosys-smtbmc	Clifford Wolf	2015-10-15
\|
*	More "yosys-smtbmc -c" fixes	Clifford Wolf	2015-10-14
\|
*	Fixed yosys-smtbmc -c	Clifford Wolf	2015-10-14
\|
*	Added yosys-smtbmc copyright	Clifford Wolf	2015-10-14
\|
*	Improvements in yosys-smtbmc	Clifford Wolf	2015-10-14
\|
*	Added yosys-smtbmc	Clifford Wolf	2015-10-14
\|
*	Implemented smtbmc.py -i	Clifford Wolf	2015-10-14
\|
*	Added smtbmc.py	Clifford Wolf	2015-10-13
\|
*	Added write_smt2 -wires	Clifford Wolf	2015-10-13
\|
*	Bugfixes in writing of memories as Verilog	Clifford Wolf	2015-09-25
\|
*	Added "yosys-smt2-wire" tag support to smt2 back-end	Clifford Wolf	2015-08-31
\|
*	Fixed generation of smt2 concat statements	Clifford Wolf	2015-08-15
\|
*	Another block of spelling fixes	Larry Doolittle	2015-08-14
\| \| \| \|	Smaller this time
*	Re-created command-reference-manual.tex, copied some doc fixes to online help	Clifford Wolf	2015-08-14
\|
*	Spell check (by Larry Doolittle)	Clifford Wolf	2015-08-14
\|
*	Added "write_smt2 -regs"	Clifford Wolf	2015-08-12
\|
*	Added SMV back-end 'test_cells.sh' script	Clifford Wolf	2015-08-12
\|
*	Use MEMID as name for $mem cell	Clifford Wolf	2015-08-09
\|
*	Remove some very strange whitespace in btor.cc (by Larry Doolittle)	Clifford Wolf	2015-08-05
\|
*	Bugfix in SMV back-end for partially unassigned wires	Clifford Wolf	2015-08-05
\|
*	Added $assert support to SMV back-end	Clifford Wolf	2015-08-04
\|
*	Improvements in BLIF back-end	Clifford Wolf	2015-07-29
\|
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02
\|
*	Added init support to SMV back-end	Clifford Wolf	2015-06-19
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-19
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-19
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-18
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-17
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-17
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-16
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-15
\|
*	Progress in SMV back-end	Clifford Wolf	2015-06-15
\|
*	Added "write_smv" skeleton	Clifford Wolf	2015-06-15
\|
*	Removed debug code from write_smt2	Clifford Wolf	2015-06-14
\|
*	Added write_smt2 -mem	Clifford Wolf	2015-06-14
\|
*	Fixed cstr_buf for std::string with small string optimization	Clifford Wolf	2015-06-11
\|
*	Improvements in cellaigs.cc and "json -aig"	Clifford Wolf	2015-06-11
\|
*	AigMaker refactoring	Clifford Wolf	2015-06-10
\|
*	Added "json -aig"	Clifford Wolf	2015-06-10
\|
*	$mem cell in verilog backend : grouped writes by clock	luke whittlesey	2015-06-08
\|
*	Bug fix in $mem verilog backend + changed tests/bram flow of make test.	luke whittlesey	2015-06-04
\|
*	Improvements in BLIF front-end	Clifford Wolf	2015-05-24
\|
*	Some fixes for $mem in verilog back-end	Clifford Wolf	2015-05-20
\|
*	Merge pull request #63 from wluker/verilog-backend-mem	Clifford Wolf	2015-05-11
\|\ \| \| \| \|	Fixed bug in $mem cell verilog code generation.
\| *	Fixed bug in $mem cell verilog code generation.	luke whittlesey	2015-05-11
\| \|