yosys - Debian dgit repo for package yosys

	Commit message (Expand)	Author	Age
...
*	Various fixes for correct parameter support	Clifford Wolf	2013-11-07
*	Various ast changes for early expression width detection (prep for constfold ...	Clifford Wolf	2013-11-02
*	Fixed handling of boolean attributes (frontends)	Clifford Wolf	2013-10-24
*	Improved ast dumping (ast/verilog frontend)	Clifford Wolf	2013-08-19
*	Added "design" command (-reset, -save, -load)	Clifford Wolf	2013-07-27
*	Fixed AST_CONSTANT node generation	Clifford Wolf	2013-07-07
*	Added defparam support to Verilog/AST frontend	Clifford Wolf	2013-07-04
*	Enabled AST/Verilog front-end optimizations per default	Clifford Wolf	2013-06-10
*	Added log_assert() api	Clifford Wolf	2013-05-24
*	Fixed handling of positional module parameters	Clifford Wolf	2013-04-26
*	Only use sha1 checksums for names of parametric modules when the verbose form...	Clifford Wolf	2013-04-26
*	Now only use value from "initial" when no matching "always" block is found	Clifford Wolf	2013-03-31
*	Added AST_INITIAL (before verilog "initial" was mapped to AST_ALWAYS)	Clifford Wolf	2013-03-31
*	Implemented proper handling of stub placeholder modules	Clifford Wolf	2013-03-28
*	Added mem2reg option to verilog frontend	Clifford Wolf	2013-03-24
*	Moved stand-alone libs to libs/ directory and added libs/subcircuit	Clifford Wolf	2013-02-27
*	Added support for verilog genblock[index].member syntax	Clifford Wolf	2013-02-26
*	initial import	Clifford Wolf	2013-01-05