index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
ast
/
ast.h
Commit message (
Expand
)
Author
Age
...
*
Implemented correct handling of signed module parameters
Clifford Wolf
2013-11-24
*
Major improvements in mem2reg and added "init" sync rules
Clifford Wolf
2013-11-21
*
Various ast changes for early expression width detection (prep for constfold ...
Clifford Wolf
2013-11-02
*
Fixed handling of boolean attributes (frontends)
Clifford Wolf
2013-10-24
*
Improved ast dumping (ast/verilog frontend)
Clifford Wolf
2013-08-19
*
Added "design" command (-reset, -save, -load)
Clifford Wolf
2013-07-27
*
Major redesign of expr width/sign detecion (verilog/ast frontend)
Clifford Wolf
2013-07-09
*
Added defparam support to Verilog/AST frontend
Clifford Wolf
2013-07-04
*
Enabled AST/Verilog front-end optimizations per default
Clifford Wolf
2013-06-10
*
Now only use value from "initial" when no matching "always" block is found
Clifford Wolf
2013-03-31
*
Added AST_INITIAL (before verilog "initial" was mapped to AST_ALWAYS)
Clifford Wolf
2013-03-31
*
Implemented proper handling of stub placeholder modules
Clifford Wolf
2013-03-28
*
Added nosync attribute and some async reset related fixes
Clifford Wolf
2013-03-25
*
Added mem2reg option to verilog frontend
Clifford Wolf
2013-03-24
*
Improved mem2reg handling in ast simplifier
Clifford Wolf
2013-03-24
*
Added support for verilog genblock[index].member syntax
Clifford Wolf
2013-02-26
*
initial import
Clifford Wolf
2013-01-05
[prev]