index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
ast
/
simplify.cc
Commit message (
Collapse
)
Author
Age
...
*
Fixed const folding in corner cases with parameters
Clifford Wolf
2013-11-07
|
*
Fixed at_zero evaluation of dynamic ranges
Clifford Wolf
2013-11-07
|
*
Various fixes for correct parameter support
Clifford Wolf
2013-11-07
|
*
Another fix for early width and sign detection in ast simplifier
Clifford Wolf
2013-11-04
|
*
Fixed const folding of ternary operator
Clifford Wolf
2013-11-04
|
*
Use proper bit width ans sign extension for const folding
Clifford Wolf
2013-11-04
|
*
Fixes for early width and sign detection in ast simplifier
Clifford Wolf
2013-11-04
|
*
further improved early width and sign detection in ast simplifier
Clifford Wolf
2013-11-04
|
*
Behavior should be identical now to rev. 0b4a64ac6adbd6 (next: testing ↵
Clifford Wolf
2013-11-02
|
|
|
|
before constfold fixes)
*
Various ast changes for early expression width detection (prep for constfold ↵
Clifford Wolf
2013-11-02
|
|
|
|
fixes)
*
Fixed handling of boolean attributes (frontends)
Clifford Wolf
2013-10-24
|
*
Added support for notif0/notif1 primitives
Johann Glaser
2013-08-20
|
*
Added support for bufif0/bufif1 primitives
Clifford Wolf
2013-08-19
|
*
Improved ast dumping (ast/verilog frontend)
Clifford Wolf
2013-08-19
|
*
Added defparam support to Verilog/AST frontend
Clifford Wolf
2013-07-04
|
*
Fixes and improvements in AST const folding
Clifford Wolf
2013-06-10
|
*
Enabled AST/Verilog front-end optimizations per default
Clifford Wolf
2013-06-10
|
*
Merge branch 'bugfix'
Clifford Wolf
2013-05-16
|
\
|
*
Fixed synthesis of functions in latched blocks
Clifford Wolf
2013-05-16
|
|
*
|
Added AST_INITIAL (before verilog "initial" was mapped to AST_ALWAYS)
Clifford Wolf
2013-03-31
|
|
*
|
Improvements and bugfixes for generate blocks with local signals
Clifford Wolf
2013-03-26
|
|
*
|
Fixed handling of unconditional generate blocks
Clifford Wolf
2013-03-26
|
/
*
Added nosync attribute and some async reset related fixes
Clifford Wolf
2013-03-25
|
*
Added mem2reg option to verilog frontend
Clifford Wolf
2013-03-24
|
*
Another fix in mem2reg ast simplify logic
Clifford Wolf
2013-03-24
|
*
Improved mem2reg handling in ast simplifier
Clifford Wolf
2013-03-24
|
*
Tiny fixes to verilog parser
Clifford Wolf
2013-03-23
|
*
Moved stand-alone libs to libs/ directory and added libs/subcircuit
Clifford Wolf
2013-02-27
|
*
Added support for verilog genblock[index].member syntax
Clifford Wolf
2013-02-26
|
*
initial import
Clifford Wolf
2013-01-05
[prev]