index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
ast
/
simplify.cc
Commit message (
Expand
)
Author
Age
*
Fixed bug in generation of undefs for $memwr MUXes
Clifford Wolf
2014-02-22
*
Improved support for constant functions
Clifford Wolf
2014-02-16
*
Be more conservative with new const-function code
Clifford Wolf
2014-02-14
*
Added support for FOR loops in function calls in parameters
Clifford Wolf
2014-02-14
*
Created basic support for function calls in parameter values
Clifford Wolf
2014-02-14
*
Fixed gcc compiler warnings with release build
Clifford Wolf
2014-02-06
*
Fixed bug in sequential sat proofs and improved handling of asserts
Clifford Wolf
2014-02-04
*
Added constant size expression support of sized constants
Clifford Wolf
2014-02-01
*
Bugfix in name resolution with generate blocks
Clifford Wolf
2014-01-30
*
Fixed algorithmic complexity of AST simplification of long expressions
Clifford Wolf
2014-01-20
*
Added $assert cell
Clifford Wolf
2014-01-19
*
Fixed typo in frontends/ast/simplify.cc
Clifford Wolf
2014-01-12
*
Fixed a stupid access after delete bug
Clifford Wolf
2013-12-29
*
Added proper === and !== support in constant expressions
Clifford Wolf
2013-12-27
*
Keep strings as strings in const ternary and concat
Clifford Wolf
2013-12-05
*
Added const folding support for $signed and $unsigned
Clifford Wolf
2013-12-05
*
Fixed generate-for (and disabled double warning for auto-wire)
Clifford Wolf
2013-12-04
*
Added support for $clog2 system function
Clifford Wolf
2013-12-04
*
Various improvements in support for generate statements
Clifford Wolf
2013-12-04
*
Added support for local regs in named blocks
Clifford Wolf
2013-12-04
*
Early wire/reg/parameter width calculation in ast/simplify
Clifford Wolf
2013-11-24
*
Fixed async proc detection in mem2reg
Clifford Wolf
2013-11-21
*
Major improvements in mem2reg and added "init" sync rules
Clifford Wolf
2013-11-21
*
Another name resolution bugfix for generate blocks
Clifford Wolf
2013-11-20
*
Do not allow memory bit select on the left side of an assignment
Clifford Wolf
2013-11-20
*
Fixed name resolution of local tasks and functions in generate block
Clifford Wolf
2013-11-20
*
Implemented part/bit select on memory read
Clifford Wolf
2013-11-20
*
Fixed two bugs in mem2reg functionality in AST frontend
Clifford Wolf
2013-11-18
*
Fixed mem2reg for reg usage outside always block
Clifford Wolf
2013-11-18
*
Fixed handling of different signedness in power operands
Clifford Wolf
2013-11-08
*
Implemented const folding of ternary op with undef select
Clifford Wolf
2013-11-08
*
Fixed handling of power operator
Clifford Wolf
2013-11-07
*
Fixed more extend vs. extend_u0 issues
Clifford Wolf
2013-11-07
*
Disabled const folding of ternary op when select is undef
Clifford Wolf
2013-11-07
*
Fixed sign handling in constants
Clifford Wolf
2013-11-07
*
Fixed const folding in corner cases with parameters
Clifford Wolf
2013-11-07
*
Fixed at_zero evaluation of dynamic ranges
Clifford Wolf
2013-11-07
*
Various fixes for correct parameter support
Clifford Wolf
2013-11-07
*
Another fix for early width and sign detection in ast simplifier
Clifford Wolf
2013-11-04
*
Fixed const folding of ternary operator
Clifford Wolf
2013-11-04
*
Use proper bit width ans sign extension for const folding
Clifford Wolf
2013-11-04
*
Fixes for early width and sign detection in ast simplifier
Clifford Wolf
2013-11-04
*
further improved early width and sign detection in ast simplifier
Clifford Wolf
2013-11-04
*
Behavior should be identical now to rev. 0b4a64ac6adbd6 (next: testing before...
Clifford Wolf
2013-11-02
*
Various ast changes for early expression width detection (prep for constfold ...
Clifford Wolf
2013-11-02
*
Fixed handling of boolean attributes (frontends)
Clifford Wolf
2013-10-24
*
Added support for notif0/notif1 primitives
Johann Glaser
2013-08-20
*
Added support for bufif0/bufif1 primitives
Clifford Wolf
2013-08-19
*
Improved ast dumping (ast/verilog frontend)
Clifford Wolf
2013-08-19
*
Added defparam support to Verilog/AST frontend
Clifford Wolf
2013-07-04
[next]