index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
verilog
/
lexer.l
Commit message (
Collapse
)
Author
Age
*
Added Verilog parser support for asserts
Clifford Wolf
2014-01-19
|
*
Added proper === and !== support in constant expressions
Clifford Wolf
2013-12-27
|
*
Enable {* .. *} feature per default (removes dependency to REJECT feature in ↵
Clifford Wolf
2013-11-22
|
|
|
|
flex)
*
Implemented indexed part selects
Clifford Wolf
2013-11-20
|
*
Added "synthesis" in (synopsys|synthesis) comment support
Clifford Wolf
2013-11-20
|
*
fixed Verilog parser filename and line numbering issue with include files
Johann Glaser
2013-08-21
|
*
Added support for notif0/notif1 primitives
Johann Glaser
2013-08-20
|
*
Added support for bufif0/bufif1 primitives
Clifford Wolf
2013-08-19
|
*
Added defparam support to Verilog/AST frontend
Clifford Wolf
2013-07-04
|
*
More fixes for bugs found using xsthammer
Clifford Wolf
2013-06-13
|
*
Further improved and extended xsthammer
Clifford Wolf
2013-06-11
|
*
Added support for verilog === operator
Clifford Wolf
2013-05-07
|
*
Improvements and bugfixes for generate blocks with local signals
Clifford Wolf
2013-03-26
|
*
initial import
Clifford Wolf
2013-01-05