index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
verilog
/
preproc.cc
Commit message (
Expand
)
Author
Age
*
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
Clifford Wolf
2014-07-31
*
Fixed counting verilog line numbers for "// synopsys translate_off" sections
Clifford Wolf
2014-07-30
*
Fixed Verilog pre-processor for files with no trailing newline
Clifford Wolf
2014-07-29
*
Using log_assert() instead of assert()
Clifford Wolf
2014-07-28
*
Added Verilog support for "`default_nettype none"
Clifford Wolf
2014-02-17
*
Fixed parsing of verilog macros at end of line
Clifford Wolf
2014-01-18
*
Fixed parsing of non-arg macro calls followed by "("
Clifford Wolf
2013-12-27
*
Fixed parsing of macros with no arguments and expansion text starting with "("
Clifford Wolf
2013-12-27
*
Added elsif preproc support
Clifford Wolf
2013-12-18
*
Added support for macro arguments
Clifford Wolf
2013-12-18
*
Fixed O(n^2) performance bug in verilog preprocessor
Clifford Wolf
2013-11-22
*
Enable {* .. *} feature per default (removes dependency to REJECT feature in ...
Clifford Wolf
2013-11-22
*
Added support for include directories with the new '-I' argument of the
Johann Glaser
2013-08-20
*
added option '-Dname[=definition]' to command 'read_verilog'
Johann Glaser
2013-05-19
*
initial import
Clifford Wolf
2013-01-05