index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
verilog
/
verilog_frontend.cc
Commit message (
Expand
)
Author
Age
*
Squashed commit of the following:
Ruben Undheim
2016-09-23
*
SystemVerilog also has assume(), added implicit -D FORMAL
Clifford Wolf
2015-10-13
*
Added read_verilog -nodpi
Clifford Wolf
2015-09-23
*
Re-created command-reference-manual.tex, copied some doc fixes to online help
Clifford Wolf
2015-08-14
*
Spell check (by Larry Doolittle)
Clifford Wolf
2015-08-14
*
Add -noautowire option to verilog frontend
Marcus Comstedt
2015-08-01
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
*
Verilog front-end: define `BLACKBOX in -lib mode
Clifford Wolf
2015-04-19
*
Added non-std verilog assume() statement
Clifford Wolf
2015-02-26
*
Added "read_verilog -nomeminit" and "nomeminit" attribute
Clifford Wolf
2015-02-14
*
Print "SystemVerilog" in "read_verilog -sv" log messages
Clifford Wolf
2014-10-16
*
namespace Yosys
Clifford Wolf
2014-09-27
*
Removed compatbility.{h,cc}: Not using open_memstream/fmemopen anymore
Clifford Wolf
2014-08-23
*
Changed frontend-api from FILE to std::istream
Clifford Wolf
2014-08-23
*
Added support for global tasks and functions
Clifford Wolf
2014-08-21
*
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
Clifford Wolf
2014-07-31
*
Using log_assert() instead of assert()
Clifford Wolf
2014-07-28
*
Added read_verilog -sv options, added support for bit, logic,
Clifford Wolf
2014-06-12
*
Improved error message for options after front-end filename arguments
Clifford Wolf
2014-06-04
*
Merged OSX fixes from Siesh1oo with some modifications
Clifford Wolf
2014-03-13
*
Added Verilog support for "`default_nettype none"
Clifford Wolf
2014-02-17
*
Added a warning note about error reporting to read_verilog help message
Clifford Wolf
2014-02-16
*
Implemented read_verilog -defer
Clifford Wolf
2014-02-13
*
Added read_verilog -setattr
Clifford Wolf
2014-02-05
*
Added support for blanks after -I and -D in read_verilog
Clifford Wolf
2014-02-02
*
Added read_verilog -icells option
Clifford Wolf
2014-01-29
*
Added verilog_defaults command
Clifford Wolf
2014-01-17
*
Added verilog frontend -ignore_redef option
Clifford Wolf
2013-11-24
*
Renamed "placeholder" to "blackbox"
Clifford Wolf
2013-11-22
*
Enable {* .. *} feature per default (removes dependency to REJECT feature in ...
Clifford Wolf
2013-11-22
*
Added support for include directories with the new '-I' argument of the
Johann Glaser
2013-08-20
*
Improved ast dumping (ast/verilog frontend)
Clifford Wolf
2013-08-19
*
Enabled AST/Verilog front-end optimizations per default
Clifford Wolf
2013-06-10
*
added option '-Dname[=definition]' to command 'read_verilog'
Johann Glaser
2013-05-19
*
Implemented proper handling of stub placeholder modules
Clifford Wolf
2013-03-28
*
Added mem2reg option to verilog frontend
Clifford Wolf
2013-03-24
*
Added help messages to ilang and verilog frontends
Clifford Wolf
2013-03-01
*
Moved stand-alone libs to libs/ directory and added libs/subcircuit
Clifford Wolf
2013-02-27
*
initial import
Clifford Wolf
2013-01-05