summaryrefslogtreecommitdiff
path: root/frontends/verilog/verilog_parser.y
Commit message (Expand)AuthorAge
* New upstream version 0.9Ruben Undheim2019-10-18
* Imported GIT HEAD: 0.8+20190328git32bd0f2Ruben Undheim2019-03-28
* New upstream version 0.8Ruben Undheim2018-10-17
* New upstream version 0.7+20181007git9850de4Ruben Undheim2018-10-15
* New upstream version 0.7+20180830git0b7a184Ruben Undheim2018-08-30
* Imported yosys 0.7Ruben Undheim2016-11-03
* Squashed commit of the following:Ruben Undheim2016-09-23
* Fixed handling of parameters and localparams in functionsClifford Wolf2015-11-11
* Fixed bug in verilog parserClifford Wolf2015-10-15
* Added support for "parameter" and "localparam" in global contextClifford Wolf2015-10-07
* Fixed detection of "task foo(bar);" syntax errorClifford Wolf2015-09-22
* Adjust makefiles to work with out-of-tree buildsClifford Wolf2015-08-12
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Added non-std verilog assume() statementClifford Wolf2015-02-26
* Parser support for complex delay expressionsClifford Wolf2015-02-20
* YosysJS stuffClifford Wolf2015-02-19
* Improved read_verilog support for empty behavioral statementsClifford Wolf2015-02-10
* Fixed supply0/supply1 with many wiresClifford Wolf2014-12-11
* Added warning for use of 'z' constants in HDLClifford Wolf2014-11-14
* Fixed parsing of nested verilog concatenation and replicateClifford Wolf2014-11-12
* Fixed parsing of "module mymod #( parameter foo = 1, bar = 2 ..."Clifford Wolf2014-10-30
* Added support for task and function args in parenthesesClifford Wolf2014-10-27
* Updated lexers & parsers to include prefixesWilliam Speirs2014-10-15