summaryrefslogtreecommitdiff
path: root/frontends/vhdl2verilog
Commit message (Expand)AuthorAge
* New upstream version 0.7+20180830git0b7a184Ruben Undheim2018-08-30
* Squashed commit of the following:Ruben Undheim2016-09-23
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Header changes so it will compile on VSWilliam Speirs2014-10-17
* Added make_temp_{file,dir}() and remove_directory() APIsClifford Wolf2014-10-12
* Added run_command() api to replace system() and popen()Clifford Wolf2014-10-12
* Disabled vhdl2verilog command for win32 buildsClifford Wolf2014-10-11
* Corrected spelling mistakes found by lintianRuben Undheim2014-09-06
* Changed frontend-api from FILE to std::istreamClifford Wolf2014-08-23
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-31
* Using log_assert() instead of assert()Clifford Wolf2014-07-28
* Added passing of various options to vhdl2verilogClifford Wolf2014-07-12
* Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosysClifford Wolf2014-03-11
* Fixed gcc compiler warningClifford Wolf2014-03-06
* Fixed vhdl2verilog temp dir nameClifford Wolf2014-03-01
* Fixed vhdl2verilog help messageClifford Wolf2014-03-01
* Added vhdl2verilogClifford Wolf2014-02-21