index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
kernel
/
rtlil.h
Commit message (
Collapse
)
Author
Age
...
*
Added RTLIL::Module::connections()
Clifford Wolf
2014-07-26
|
*
Added RTLIL::Module::connect(const RTLIL::SigSig&)
Clifford Wolf
2014-07-26
|
*
Automatically pack SigSpec on copy/assign
Clifford Wolf
2014-07-26
|
*
Added new RTLIL::Cell port access methods
Clifford Wolf
2014-07-26
|
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
|
*
Added copy-constructor-like module->addCell(name, other) method
Clifford Wolf
2014-07-26
|
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
|
*
Added RTLIL::SigSpec is_chunk()/as_chunk() API
Clifford Wolf
2014-07-25
|
*
Replaced more old SigChunk programming patterns
Clifford Wolf
2014-07-24
|
*
Small changes regarding cover() and check() in SigSpec
Clifford Wolf
2014-07-24
|
*
Added hashing to RTLIL::SigSpec relational and equal operators
Clifford Wolf
2014-07-23
|
*
Added RTLIL::SigSpec::repeat()
Clifford Wolf
2014-07-23
|
*
Removed RTLIL::SigSpec::optimize()
Clifford Wolf
2014-07-23
|
*
Removed RTLIL::SigSpec::expand() method
Clifford Wolf
2014-07-23
|
*
Fixed all users of SigSpec::chunks_rw() and removed it
Clifford Wolf
2014-07-23
|
*
Replaced RTLIL::SigSpec::operator!=() with inline version
Clifford Wolf
2014-07-23
|
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
Clifford Wolf
2014-07-23
|
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 1/3
Clifford Wolf
2014-07-23
|
*
Some cleanups in RTLIL::SigChunk::SigChunk(const RTLIL::Const&)
Clifford Wolf
2014-07-23
|
*
SigSpec refactoring: Added RTLIL::SigSpecIterator
Clifford Wolf
2014-07-22
|
*
SigSpec refactoring: added RTLIL::SigSpec::operator[]
Clifford Wolf
2014-07-22
|
*
Removed RTLIL::SigChunk::compare()
Clifford Wolf
2014-07-22
|
*
SigSpec refactoring: added RTLIL::SigSpec::bits() and pack/unpack api
Clifford Wolf
2014-07-22
|
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵
Clifford Wolf
2014-07-22
|
|
|
|
created interim RTLIL::SigSpec::chunks_rw()
*
SigSpec refactoring: change RTLIL::SigSpec::size() to be read-only
Clifford Wolf
2014-07-22
|
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
|
*
SigSpec refactoring: renamed the SigSpec members to chunks_ and width_ and ↵
Clifford Wolf
2014-07-22
|
|
|
|
added accessor functions
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
|
*
Replaced depricated NEW_WIRE macro with module->addWire() calls
Clifford Wolf
2014-07-21
|
*
Removed deprecated module->new_wire()
Clifford Wolf
2014-07-21
|
*
Added module->remove(), module->addWire(), module->addCell(), cell->check()
Clifford Wolf
2014-07-21
|
*
Added std::set<RTLIL::SigBit> to RTLIL::SigSpec conversion
Clifford Wolf
2014-07-20
|
*
Added SIZE() macro
Clifford Wolf
2014-07-20
|
*
Added automatic conversion from RTLIL::SigSpec to std::vector<RTLIL::SigBit>
Clifford Wolf
2014-07-18
|
*
Added function-like cell creation helpers
Clifford Wolf
2014-07-18
|
*
Added support for dlatchsr cells
Clifford Wolf
2014-03-31
|
*
Added RTLIL::Module::add{Dff,Dffsr,Adff,Dlatch}Gate() API
Clifford Wolf
2014-03-15
|
*
Added RTLIL::Module::Add{Inv,And,Or,Xor,Mux}Gate API
Clifford Wolf
2014-03-14
|
*
Added RTLIL::Module::add... helper methods
Clifford Wolf
2014-03-10
|
*
Added generic RTLIL::SigSpec::parse_sel() with support for selection variables
Clifford Wolf
2014-02-06
|
*
Added RTLIL::SigSpec::to_single_sigbit()
Clifford Wolf
2014-02-02
|
*
Added select -assert-none and -assert-any
Clifford Wolf
2014-01-17
|
*
Added RTLIL::SigSpec::optimized() API
Clifford Wolf
2014-01-03
|
*
Added $bu0 cell (for easy correct $eq/$ne mapping)
Clifford Wolf
2013-12-28
|
*
Added proper === and !== support in constant expressions
Clifford Wolf
2013-12-27
|
*
Fixed uninitialized const flags bug
Clifford Wolf
2013-12-07
|
*
Replaced signed_parameters API with CONST_FLAG_SIGNED
Clifford Wolf
2013-12-04
|
*
Replaced RTLIL::Const::str with generic decoder method
Clifford Wolf
2013-12-04
|
*
Added module->avail_parameters (for advanced techmap features)
Clifford Wolf
2013-11-24
|
*
Remove auto_wire framework (smarter than the verilog standard)
Clifford Wolf
2013-11-24
|
[prev]
[next]