summaryrefslogtreecommitdiff
path: root/kernel
Commit message (Expand)AuthorAge
...
* Fixed handling of undef values in MUX select input in ConstEvalClifford Wolf2013-11-06
* Added eval -vloghammer_report modeClifford Wolf2013-11-06
* Fixed sign handling in const eval of sshl and sshrClifford Wolf2013-11-05
* Write yosys version to output filesClifford Wolf2013-11-03
* Fixed get_share_file_name() for installed yosysClifford Wolf2013-10-27
* Added API and Makefile rules for share/ filesClifford Wolf2013-10-27
* Added design->full_selection() helper methodClifford Wolf2013-10-27
* Fixed handling of boolean attributes (passes)Clifford Wolf2013-10-24
* Fixed handling of boolean attributes (kernel)Clifford Wolf2013-10-24
* Changed NEW_WIRE API to return the wire, not the signalClifford Wolf2013-10-18
* Added RTLIL NEW_WIRE macroClifford Wolf2013-10-18
* Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_Clifford Wolf2013-10-18
* Added $sr, $dffsr and $dlatch cell typesClifford Wolf2013-10-18
* Added version info to yosys command and added -V optionClifford Wolf2013-08-20
* Implemented same div-by-zero behavior as found in other synthesis toolsClifford Wolf2013-08-15
* Fixed signed div/mod in const eval (rounding and stuff)Clifford Wolf2013-08-15
* Added sat -ignore_div_by_zero switchClifford Wolf2013-08-15
* Added eval -brute_force_equiv_checker_x modeClifford Wolf2013-08-15
* Added SAT support for $div and $mod cellsClifford Wolf2013-08-11
* Added "clean -purge" and ";;;" supportClifford Wolf2013-08-11
* Added ";;" as shortcut for "; clean;"Clifford Wolf2013-08-11
* Added techmap -opt modeClifford Wolf2013-08-09
* Some fixes to improve determinismClifford Wolf2013-08-09
* Fixed SigPool::del() methodClifford Wolf2013-08-06
* Added proper deallocation of history bufferClifford Wolf2013-08-06
* Added "design" command (-reset, -save, -load)Clifford Wolf2013-07-27
* Added "help -write-web-command-reference-manual"Clifford Wolf2013-07-26
* Added $lut cells and abc lut mapping supportClifford Wolf2013-07-23
* Fixed shift ops with large right hand sideClifford Wolf2013-07-09
* Added "eval" passClifford Wolf2013-06-19
* Fixed build with clangClifford Wolf2013-06-18
* Added RTLIL::Module::fixup_ports() API and RTLIL::*::rewrite_sigspecs() APIClifford Wolf2013-06-18
* Fixed even more ConstEval bugs found using xsthammerClifford Wolf2013-06-14
* Added consteval testing to xsthammer and fixed bugsClifford Wolf2013-06-13
* More fixes for bugs found using xsthammerClifford Wolf2013-06-13
* Another fix for a bug found using xsthammerClifford Wolf2013-06-12
* Sign-extension related fixes in SatGen and AST frontendClifford Wolf2013-06-10
* Improvements and fixes in SAT codeClifford Wolf2013-06-10
* Added history file read/write to driverClifford Wolf2013-06-10
* Implemented temporal induction proofs in sat_solveClifford Wolf2013-06-09
* Fixed handling of $_XOR_ in SAT generatorClifford Wolf2013-06-09
* Added sequential solving support to sat_solveClifford Wolf2013-06-09
* Set rl_basic_word_break_characters in shellClifford Wolf2013-06-09
* Improved readline tab completionClifford Wolf2013-06-09
* Look for yosys-abc and yosys-svgviewer where the main exe isClifford Wolf2013-06-09
* Moved cmds from kernel/ to passes/cmds/Clifford Wolf2013-06-08
* Added support for shifter cells to SAT generatorClifford Wolf2013-06-08
* Added "cd" and "ls" commands for convenienceClifford Wolf2013-06-08
* Various improvements in sat_solve pass and SAT generatorClifford Wolf2013-06-08
* Improved auto-detection of -show signals in sat_solveClifford Wolf2013-06-08