summaryrefslogtreecommitdiff
path: root/kernel
Commit message (Expand)AuthorAge
* Add support for cell arraysClifford Wolf2014-06-07
* Improved error message for options after front-end filename argumentsClifford Wolf2014-06-04
* workaround for OpenBSD 'stdout' implementationClifford Wolf2014-05-03
* workaround for OpenBSD 'stdin' implementationClifford Wolf2014-05-02
* Added support for dlatchsr cellsClifford Wolf2014-03-31
* Fixed typo in RTLIL::Module::addAdff()Clifford Wolf2014-03-17
* Fixed typo in RTLIL::Module::{addSshl,addSshr}Clifford Wolf2014-03-15
* Added RTLIL::Module::add{Dff,Dffsr,Adff,Dlatch}Gate() APIClifford Wolf2014-03-15
* Added log_dump() support for generic pointersClifford Wolf2014-03-14
* Progress in Verific bindingsClifford Wolf2014-03-14
* Added RTLIL::Module::Add{Inv,And,Or,Xor,Mux}Gate APIClifford Wolf2014-03-14
* Hotfix for kernel/compatibility.hClifford Wolf2014-03-13
* Merged OSX fixes from Siesh1oo with some modificationsClifford Wolf2014-03-13
* - kernel/register.h, kernel/driver.cc: refactor rewrite_yosys_exe()/get_shar...Siesh1oo2014-03-12
* Added libs/minisat (copy of minisat git master)Clifford Wolf2014-03-12
* Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosysClifford Wolf2014-03-11
* Fixed a typo in RTLIL::Module::addReduce...Clifford Wolf2014-03-10
* Added RTLIL::Module::add... helper methodsClifford Wolf2014-03-10
* Fixed use of frozen literals in SatGenClifford Wolf2014-03-06
* Strictly zero-extend unsigned A-inputs of shift operationsClifford Wolf2014-03-06
* Fixed const folding of $bu0 cellsClifford Wolf2014-02-27
* Added support for $bu0 to SatGenClifford Wolf2014-02-26
* Added support for Minisat::SimpSolver + ezSAT frezze() APIClifford Wolf2014-02-23
* Fixed small memory leak in Pass::call()Clifford Wolf2014-02-23
* Added "design -push" and "design -pop"Clifford Wolf2014-02-20
* Improved checking of internal cell conventionsClifford Wolf2014-02-08
* Added $slice and $concat to CellTypes listClifford Wolf2014-02-07
* Added $slice and $concat cell typesClifford Wolf2014-02-07
* Stronger checking of internal cellsClifford Wolf2014-02-07
* Added echo commandClifford Wolf2014-02-07
* Added generic RTLIL::SigSpec::parse_sel() with support for selection variablesClifford Wolf2014-02-06
* Added support for #-comments in same line as commandClifford Wolf2014-02-06
* Added support for backslash continuation in script filesClifford Wolf2014-02-06
* Fixed bug in sequential sat proofs and improved handling of assertsClifford Wolf2014-02-04
* Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)Clifford Wolf2014-02-03
* Added RTLIL::SigSpec::to_single_sigbit()Clifford Wolf2014-02-02
* Added yosys -H for command listClifford Wolf2014-01-30
* Added -h command line optionClifford Wolf2014-01-29
* Added $assert support to satgenClifford Wolf2014-01-19
* Added $assert cellClifford Wolf2014-01-19
* Some improvements in log_dump_val_worker() templatesClifford Wolf2014-01-17
* Added select -assert-none and -assert-anyClifford Wolf2014-01-17
* Fixed SAT and ConstEval undef handling for $pmux and $safe_pmuxClifford Wolf2014-01-03
* Added RTLIL::SigSpec::optimized() APIClifford Wolf2014-01-03
* Added correct handling of $memwr priorityClifford Wolf2014-01-03
* Added SAT undef model for $pmux and $safe_pmuxClifford Wolf2014-01-02
* Major rewrite of "freduce" commandClifford Wolf2014-01-02
* Added additional checks for A_SIGNED == B_SIGNED for cells with that constraintClifford Wolf2013-12-31
* Fixed undef extend for bitwise binary ops (bugs in simplemap and satgen)Clifford Wolf2013-12-29
* Added $bu0 cell (for easy correct $eq/$ne mapping)Clifford Wolf2013-12-28