summaryrefslogtreecommitdiff
path: root/kernel
Commit message (Expand)AuthorAge
* Added addBufGate module methodClifford Wolf2016-02-02
* SigMap performance improvementClifford Wolf2016-02-01
* hashlib mfp<> performance improvementsClifford Wolf2016-02-01
* Added reserve() method to haslib classes andClifford Wolf2016-01-31
* rtlil: Improve performance of SigSpec::extract(SigSpec, SigSpec*)Rick Altherr2016-01-31
* rtlil: speed up SigSpec::sort_and_unify()Rick Altherr2016-01-31
* rtlil: improve performance of SigSpec::replace(SigSpec, SigSpec, SigSpec*)Rick Altherr2016-01-31
* rtlil: improve performance of SigSpec::remove2(SigSpec, SigSpec*)Rick Altherr2016-01-31
* Meaningless coding style changeClifford Wolf2016-01-31
* rtlil: rewrite remove2() to avoid copyingRick Altherr2016-01-30
* rtlil: duplicate remove2() for std::set<>Rick Altherr2016-01-29
* rtlil: change IdString comparison operators to take references instead of copiesRick Altherr2016-01-29
* Added default values for hashlib at() methodsClifford Wolf2015-12-02
* Re-added SigMap::allbits()Clifford Wolf2015-11-30
* Removed dangling ';' in rtlil.hClifford Wolf2015-11-26
* Improved SigMap performanceClifford Wolf2015-10-28
* Improvements in new SigMapClifford Wolf2015-10-28
* Removed old SigMap implementationClifford Wolf2015-10-27
* Added hashlib::mfp and new SigMapClifford Wolf2015-10-27
* Major refactoring of equiv_structClifford Wolf2015-10-25
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-25
* Added "equiv_add -cell"Clifford Wolf2015-10-25
* renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()Clifford Wolf2015-10-24
* Fixed driver conflict handling (various cmds)Clifford Wolf2015-10-24
* equiv_purge bugfix, using SigChunk in Yosys namespaceClifford Wolf2015-10-24
* Fixed handling of driver-driver conflicts in wreduceClifford Wolf2015-10-24
* Added support for ":" as comment symbol after ;-parsingClifford Wolf2015-10-23
* Progress on cell help messagesClifford Wolf2015-10-17
* Added first help messages for cell typesClifford Wolf2015-10-14
* Added read-enable to memory modelClifford Wolf2015-09-25
* Cosmetic fix in Module::addLut()Clifford Wolf2015-09-18
* Removed unnecessary cast.Andrei Errapart2015-09-01
* Microsoft Visual C++ fixes in hashlib; template specializations on int32_t an...Andrei Errapart2015-09-01
* Microsoft Visual C++ fix for log.h.Andrei Errapart2015-09-01
* Added SigMap::allbits()Clifford Wolf2015-08-31
* Added $tribuf and $_TBUF_ cell typesClifford Wolf2015-08-16
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-14
* Fixed hashlib for 64 bit int keysClifford Wolf2015-08-12
* Fixed handling of [a-fxz?] in decimal constantsClifford Wolf2015-08-11
* Added WORDS parameter to $meminitClifford Wolf2015-07-31
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Added design->rename(module, new_name)Clifford Wolf2015-06-30
* Added "rename -top new_name"Clifford Wolf2015-06-17
* Added "write_smv" skeletonClifford Wolf2015-06-15
* Fixed cstr_buf for std::string with small string optimizationClifford Wolf2015-06-11
* Improvements in cellaigs.cc and "json -aig"Clifford Wolf2015-06-11
* AigMaker refactoringClifford Wolf2015-06-10
* Added "json -aig"Clifford Wolf2015-06-10
* Fixed cellaigs port extendingClifford Wolf2015-06-10
* Added "aig" passClifford Wolf2015-06-09