summaryrefslogtreecommitdiff
path: root/manual/CHAPTER_Verilog.tex
Commit message (Expand)AuthorAge
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-14
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Corrected spelling mistakes found by lintianRuben Undheim2014-09-06
* Added RTLIL and Liberty syntax highlighting to manualClifford Wolf2013-07-25
* Added Yosys ManualClifford Wolf2013-07-20