summaryrefslogtreecommitdiff
path: root/passes/cmds/delete.cc
Commit message (Collapse)AuthorAge
* New upstream version 0.7+20180830git0b7a184Ruben Undheim2018-08-30
|
* Fixed trailing whitespacesClifford Wolf2015-07-02
|
* Renamed hashmap.h to hashlib.h, some related improvementsClifford Wolf2014-12-28
|
* More hashtable finetuningClifford Wolf2014-12-27
|
* Replaced std::unordered_set (nodict) with Yosys::poolClifford Wolf2014-12-26
|
* Added Yosys::{dict,nodict,vector} container typesClifford Wolf2014-12-26
|
* namespace YosysClifford Wolf2014-09-27
|
* Preparations for RTLIL::IdString redesign: cleanup of existing codeClifford Wolf2014-08-02
|
* Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-27
|
* Refactoring: Renamed RTLIL::Module::cells to cells_Clifford Wolf2014-07-27
|
* Refactoring: Renamed RTLIL::Module::wires to wires_Clifford Wolf2014-07-27
|
* Changed a lot of code to the new RTLIL::Wire constructorsClifford Wolf2014-07-26
|
* Use only module->addCell() and module->remove() to create and delete cellsClifford Wolf2014-07-25
|
* Fixed all users of SigSpec::chunks_rw() and removed itClifford Wolf2014-07-23
|
* SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵Clifford Wolf2014-07-22
| | | | created interim RTLIL::SigSpec::chunks_rw()
* SigSpec refactoring: using the accessor functions everywhereClifford Wolf2014-07-22
|
* SigSpec refactoring: renamed chunks and width to __chunks and __widthClifford Wolf2014-07-22
|
* Removed deprecated module->new_wire()Clifford Wolf2014-07-21
|
* Added delete {-input|-output|-port}Clifford Wolf2014-02-09
|
* Bugfix in delete commandClifford Wolf2014-02-09
|
* Added delete commandClifford Wolf2014-02-02