index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
/
opt
/
opt_muxtree.cc
Commit message (
Expand
)
Author
Age
*
Do not the 'z' modifier in format string (another win32 fix)
Clifford Wolf
2014-10-11
*
namespace Yosys
Clifford Wolf
2014-09-27
*
Added design->scratchpad
Clifford Wolf
2014-08-30
*
RIP $safe_pmux
Clifford Wolf
2014-08-14
*
Renamed port access function on RTLIL::Cell, added param access functions
Clifford Wolf
2014-07-31
*
Using log_assert() instead of assert()
Clifford Wolf
2014-07-28
*
Using new obj iterator API in a few places
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
*
Removed RTLIL::SigSpec::expand() method
Clifford Wolf
2014-07-23
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
*
Fixed performance problem in opt_mux with nets driven by many conflicting dri...
Clifford Wolf
2014-03-19
*
Cleanups and bugfixes in response to new internal cell checker
Clifford Wolf
2013-11-11
*
fixed typos
Johann Glaser
2013-03-18
*
Minor hotfixes (mostly gcc build fixes)
Clifford Wolf
2013-03-03
*
Added help messages for opt_* passes
Clifford Wolf
2013-03-01
*
initial import
Clifford Wolf
2013-01-05