summaryrefslogtreecommitdiff
path: root/passes/opt
Commit message (Expand)AuthorAge
* Imported yosys 0.7Ruben Undheim2016-11-03
* Squashed commit of the following:Ruben Undheim2016-09-23
* Use alphanumerical order instead of idstring idx in opt_clean compare_signals()Clifford Wolf2016-02-02
* Improvements in wreduceClifford Wolf2015-10-31
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-25
* Fixed handling of driver-driver conflicts in wreduceClifford Wolf2015-10-24
* Bugfixes in handling of "keep" attribute on wiresClifford Wolf2015-10-15
* Added wreduce $mul support and fixed signed $mul opt_const bugClifford Wolf2015-09-25
* Added detection of "mux inverter" chains in opt_constClifford Wolf2015-09-18
* Fixed sharing of $memrd cellsClifford Wolf2015-09-12
* gcc-4.6 build fixesClifford Wolf2015-09-01
* Properly clean up unused "init" attributesClifford Wolf2015-08-18
* Fixed opt_clean handling of inout portsClifford Wolf2015-08-16
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-14
* Improved handling of "keep" attributes in hierarchical designs in opt_cleanClifford Wolf2015-08-12
* Merge pull request #70 from gaomy3832/bugfixClifford Wolf2015-08-12
|\
| * Remove unused blackbox modules in opt_clean.Mingyu Gao2015-08-11
| * Bugfix for cell hash cache option in opt_share.Mingyu Gao2015-08-10
* | Bugfix for cell hash cache option in opt_share.Mingyu Gao2015-08-11
* | Added missing ct_all setup to opt_cleanClifford Wolf2015-08-11
|/
* Some cleanups in opt_rmdffClifford Wolf2015-07-25
* Improved $adff simplificationClifford Wolf2015-07-24
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Added opt_const -clkinvClifford Wolf2015-07-01
* Added opt_share -share_allClifford Wolf2015-05-31
* Added simple $dlatch support to opt_rmdffClifford Wolf2015-05-23
* preserve used $-wires with init attribute in opt_cleanClifford Wolf2015-05-22
* Added $eq/$neq -> $logic_not/$reduce_bool optimizationClifford Wolf2015-04-29
* Improved handling of init values in opt_rmdffClifford Wolf2015-04-18
* Added handling of bool-output cells to "wreduce"Clifford Wolf2015-04-13
* Added non-std verilog assume() statementClifford Wolf2015-02-26
* Some cleanups in "clean"Clifford Wolf2015-02-24
* Replaced ezDefaultSAT with ezSatPtrClifford Wolf2015-02-21
* wreduce help typo fixClifford Wolf2015-02-17
* Bugfix in wreduceClifford Wolf2015-02-16
* Added $meminit cell typeClifford Wolf2015-02-14
* Less aggressive "share" defaultsClifford Wolf2015-02-10
* Fixed opt_clean performance bugClifford Wolf2015-02-04
* Using design->selected_modules() in opt_*Clifford Wolf2015-02-03
* Bugfix in opt_const $eq -> buffer codeClifford Wolf2015-01-31
* Added ENABLE_NDEBUG makefile optionsClifford Wolf2015-01-24
* Added dict/pool.sort()Clifford Wolf2015-01-24
* Fixed opt_muxtree performance bugClifford Wolf2015-01-21
* Improvements in opt_muxtreeClifford Wolf2015-01-18
* More opt_muxtree cleanupsClifford Wolf2015-01-18
* Various cleanups and improvements in opt_muxtreeClifford Wolf2015-01-18
* Fixed a bug in opt_muxtree for "mux forests"Clifford Wolf2015-01-17
* Improved opt_muxtreeClifford Wolf2015-01-17
* Re-enabled mux->and/or transform (and fixed lm32 in yosys-bigsim)Clifford Wolf2015-01-13
* disabled problematic mux -> and/or transformClifford Wolf2015-01-07