yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Refactoring: Renamed RTLIL::Module::cells to cells_	Clifford Wolf	2014-07-27
\|
*	Refactoring: Renamed RTLIL::Module::wires to wires_	Clifford Wolf	2014-07-27
\|
*	Changed more code to the new RTLIL::Wire constructors	Clifford Wolf	2014-07-26
\|
*	Changed a lot of code to the new RTLIL::Wire constructors	Clifford Wolf	2014-07-26
\|
*	More RTLIL::Cell API usage cleanups	Clifford Wolf	2014-07-26
\|
*	Added RTLIL::Cell::has(portname)	Clifford Wolf	2014-07-26
\|
*	Manual fixes for new cell connections API	Clifford Wolf	2014-07-26
\|
*	Changed users of cell->connections_ to the new API (sed command)	Clifford Wolf	2014-07-26
\| \| \| \| \| \| \| \| \|	git grep -l 'connections_' \| xargs sed -i -r -e ' s/(->\|\.)connections_\["([^"])"\] = (.);/\1set("\2", \3);/g; s/(->\|\.)connections_\["([^"])"\]/\1get("\2")/g; s/(->\|\.)connections_.at$"([^"])"$/\1get("\2")/g; s/(->\|\.)connections_.push_back/\1connect/g; s/(->\|\.)connections_/\1connections()/g;'
*	Renamed RTLIL::{Module,Cell}::connections to connections_	Clifford Wolf	2014-07-26
\|
*	Use only module->addCell() and module->remove() to create and delete cells	Clifford Wolf	2014-07-25
\|
*	Removed RTLIL::SigSpec::optimize()	Clifford Wolf	2014-07-23
\|
*	Removed RTLIL::SigSpec::expand() method	Clifford Wolf	2014-07-23
\|
*	Fixed all users of SigSpec::chunks_rw() and removed it	Clifford Wolf	2014-07-23
\|
*	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3	Clifford Wolf	2014-07-23
\|
*	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3	Clifford Wolf	2014-07-23
\|
*	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 1/3	Clifford Wolf	2014-07-23
\|
*	SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵	Clifford Wolf	2014-07-22
\| \| \| \|	created interim RTLIL::SigSpec::chunks_rw()
*	SigSpec refactoring: using the accessor functions everywhere	Clifford Wolf	2014-07-22
\|
*	SigSpec refactoring: renamed chunks and width to __chunks and __width	Clifford Wolf	2014-07-22
\|
*	Removed deprecated module->new_wire()	Clifford Wolf	2014-07-21
\|
*	Wider range of cell types supported in "share" pass	Clifford Wolf	2014-07-21
\|
*	Use ezSAT::non_incremental() in "share" pass	Clifford Wolf	2014-07-21
\|
*	Added support for resource sharing in mux control logic	Clifford Wolf	2014-07-20
\|
*	Supercell creation for $div/$mod worked all along, fixed test benches	Clifford Wolf	2014-07-20
\|
*	Fixed creation of shift supercells in "share" pass	Clifford Wolf	2014-07-20
\|
*	Added "miter -equiv -flatten"	Clifford Wolf	2014-07-20
\|
*	Added "share" supercell creation	Clifford Wolf	2014-07-20
\|
*	Added removing of always inactive cells to "share" pass	Clifford Wolf	2014-07-20
\|
*	Progress in "share" pass	Clifford Wolf	2014-07-20
\|
*	Progress in "share" pass	Clifford Wolf	2014-07-20
\|
*	Started to implement real resource sharing	Clifford Wolf	2014-07-19
\|
*	now ignore init attributes on non-register wires in sat command	Clifford Wolf	2014-07-05
\|
*	added log_header to miter and expose pass, show cell type for exposed ports	Johann Glaser	2014-05-28
\|
*	Small improvement in SAT log messages	Clifford Wolf	2014-03-13
\|
*	Fixed bug in freduce command	Clifford Wolf	2014-03-07
\|
*	Some minor code cleanups in freduce command	Clifford Wolf	2014-03-07
\|
*	Added freduce -dump	Clifford Wolf	2014-03-06
\|
*	Added freduce -stop	Clifford Wolf	2014-03-06
\|
*	fixed freduce for Minisat::SimpSolver: use frozen_literal()	Clifford Wolf	2014-03-03
\|
*	Added "sat -dump_cnf"	Clifford Wolf	2014-02-18
\|
*	Coding style corrections in SatHelper::dump_model_to_vcd()	Clifford Wolf	2014-02-18
\|
*	Added "sat -initsteps"	Clifford Wolf	2014-02-18
\|
*	Renamed "sat -dump_fail_to_vcd" to "sat -dump_vcd" and some minor cleanups	Clifford Wolf	2014-02-17
\|
*	Added "-dump_fail_to_vcd" argument to SAT solver	Andrew Zonenberg	2014-02-17
\|
*	Various improvements in expose command (added -sep and -cut)	Clifford Wolf	2014-02-09
\|
*	Fixed handling of async reset in expose -evert-dff	Clifford Wolf	2014-02-08
\|
*	Implemented expose -evert-dff	Clifford Wolf	2014-02-08
\|
*	Added generic RTLIL::SigSpec::parse_sel() with support for selection variables	Clifford Wolf	2014-02-06
\|
*	Added support for sat -show @<sel_name>	Clifford Wolf	2014-02-06
\|
*	Added sat -set-init-def and sat -tempinduct-def	Clifford Wolf	2014-02-06
\|