Commit message (Collapse) | Author | Age | |
---|---|---|---|
* | Fixed trailing whitespaces | Clifford Wolf | 2015-07-02 |
| | |||
* | Fixes in "hilomap" help message | Clifford Wolf | 2014-10-08 |
| | |||
* | namespace Yosys | Clifford Wolf | 2014-09-27 |
| | |||
* | Renamed port access function on RTLIL::Cell, added param access functions | Clifford Wolf | 2014-07-31 |
| | |||
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 |
| | |||
* | Manual fixes for new cell connections API | Clifford Wolf | 2014-07-26 |
| | |||
* | Changed users of cell->connections_ to the new API (sed command) | Clifford Wolf | 2014-07-26 |
| | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;' | ||
* | Renamed RTLIL::{Module,Cell}::connections to connections_ | Clifford Wolf | 2014-07-26 |
| | |||
* | Use only module->addCell() and module->remove() to create and delete cells | Clifford Wolf | 2014-07-25 |
| | |||
* | Fixed all users of SigSpec::chunks_rw() and removed it | Clifford Wolf | 2014-07-23 |
| | |||
* | SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵ | Clifford Wolf | 2014-07-22 |
| | | | | created interim RTLIL::SigSpec::chunks_rw() | ||
* | SigSpec refactoring: using the accessor functions everywhere | Clifford Wolf | 2014-07-22 |
| | |||
* | SigSpec refactoring: renamed chunks and width to __chunks and __width | Clifford Wolf | 2014-07-22 |
| | |||
* | Replaced depricated NEW_WIRE macro with module->addWire() calls | Clifford Wolf | 2014-07-21 |
| | |||
* | Added hilomap command | Clifford Wolf | 2014-01-19 |